// SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * sama7g5.dtsi - Device Tree Include file for SAMA7G5 family SoC * * Copyright (C) 2020 Microchip Technology, Inc. and its subsidiaries * * Author: Eugen Hristev <eugen.hristev@microchip.com> * Author: Claudiu Beznea <claudiu.beznea@microchip.com> * */ #include <dt-bindings/iio/adc/at91-sama5d2_adc.h> #include <dt-bindings/interrupt-controller/irq.h> #include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/clock/at91.h> #include <dt-bindings/dma/at91.h> #include <dt-bindings/gpio/gpio.h> #include <dt-bindings/mfd/at91-usart.h> #include <dt-bindings/nvmem/microchip,sama7g5-otpc.h> #include <dt-bindings/thermal/thermal.h> / { model = "Microchip SAMA7G5 family SoC"; compatible = "microchip,sama7g5"; #address-cells = <1>; #size-cells = <1>; interrupt-parent = <&gic>; cpus { #address-cells = <1>; #size-cells = <0>; cpu0: cpu@0 { device_type = "cpu"; compatible = "arm,cortex-a7"; reg = <0x0>; clocks = <&pmc PMC_TYPE_CORE PMC_CPUPLL>; clock-names = "cpu"; operating-points-v2 = <&cpu_opp_table>; #cooling-cells = <2>; /* min followed by max */ }; }; cpu_opp_table: opp-table { compatible = "operating-points-v2"; opp-90000000 { opp-hz = /bits/ 64 <90000000>; opp-microvolt = <1050000 1050000 1225000>; clock-latency-ns = <320000>; }; opp-250000000 { opp-hz = /bits/ 64 <250000000>; opp-microvolt = <1050000 1050000 1225000>; clock-latency-ns = <320000>; }; opp-600000000 { opp-hz = /bits/ 64 <600000000>; opp-microvolt = <1050000 1050000 1225000>; clock-latency-ns = <320000>; opp-suspend; }; opp-800000000 { opp-hz = /bits/ 64 <800000000>; opp-microvolt = <1150000 1125000 1225000>; clock-latency-ns = <320000>; }; opp-1000000002 { opp-hz = /bits/ 64 <1000000002>; opp-microvolt = <1250000 1225000 1300000>; clock-latency-ns = <320000>; }; }; thermal-zones { cpu_thermal: cpu-thermal { polling-delay-passive = <1000>; polling-delay = <5000>; thermal-sensors = <&thermal_sensor>; trips { cpu_normal: cpu-alert0 { temperature = <90000>; hysteresis = <0>; type = "passive"; }; cpu_hot: cpu-alert1 { temperature = <95000>; hysteresis = <0>; type = "passive"; }; cpu_critical: cpu-critical { temperature = <100000>; hysteresis = <0>; type = "critical"; }; }; cooling-maps { map0 { trip = <&cpu_normal>; cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; map1 { trip = <&cpu_hot>; cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; }; }; clocks { slow_xtal: slow_xtal { compatible = "fixed-clock"; #clock-cells = <0>; }; main_xtal: main_xtal { compatible = "fixed-clock"; #clock-cells = <0>; }; usb_clk: usb_clk { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <48000000>; }; }; vddout25: fixed-regulator-vddout25 { compatible = "regulator-fixed"; regulator-name = "VDDOUT25"; regulator-min-microvolt = <2500000>; regulator-max-microvolt = <2500000>; regulator-boot-on; status = "disabled"; }; ns_sram: sram@100000 { compatible = "mmio-sram"; #address-cells = <1>; #size-cells = <1>; reg = <0x100000 0x20000>; ranges; }; thermal_sensor: thermal-sensor { compatible = "generic-adc-thermal"; #thermal-sensor-cells = <0>; io-channels = <&adc AT91_SAMA7G5_ADC_TEMP_CHANNEL>; io-channel-names = "sensor-channel"; }; soc { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; ranges; nfc_sram: sram@600000 { compatible = "mmio-sram"; no-memory-wc; reg = <0x00600000 0x2400>; #address-cells = <1>; #size-cells = <1>; ranges = <0 0x00600000 0x2400>; }; nfc_io: nfc-io@10000000 { compatible = "atmel,sama5d3-nfc-io", "syscon"; reg = <0x10000000 0x8000000>; }; ebi: ebi@40000000 { compatible = "atmel,sama5d3-ebi"; #address-cells = <2>; #size-cells = <1>; atmel,smc = <&hsmc>; reg = <0x40000000 0x20000000>; ranges = <0x0 0x0 0x40000000 0x8000000 0x1 0x0 0x48000000 0x8000000 0x2 0x0 0x50000000 0x8000000 0x3 0x0 0x58000000 0x8000000>; clocks = <&pmc PMC_TYPE_CORE PMC_MCK1>; status = "disabled"; nand_controller: nand-controller { compatible = "atmel,sama5d3-nand-controller"; atmel,nfc-sram = <&nfc_sram>; atmel,nfc-io = <&nfc_io>; ecc-engine = <&pmecc>; #address-cells = <2>; #size-cells = <1>; ranges; status = "disabled"; }; }; securam: sram@e0000000 { compatible = "microchip,sama7g5-securam", "atmel,sama5d2-securam", "mmio-sram"; reg = <0xe0000000 0x4000>; clocks = <&pmc PMC_TYPE_PERIPHERAL 18>; #address-cells = <1>; #size-cells = <1>; ranges = <0 0xe0000000 0x4000>; no-memory-wc; }; secumod: secumod@e0004000 { compatible = "microchip,sama7g5-secumod", "atmel,sama5d2-secumod", "syscon"; reg = <0xe0004000 0x4000>; gpio-controller; #gpio-cells = <2>; }; sfrbu: sfr@e0008000 { compatible = "microchip,sama7g5-sfrbu", "atmel,sama5d2-sfrbu", "syscon"; reg = <0xe0008000 0x20>; }; pioA: pinctrl@e0014000 { compatible = "microchip,sama7g5-pinctrl"; reg = <0xe0014000 0x800>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; interrupt-controller; #interrupt-cells = <2>; gpio-controller; #gpio-cells = <2>; clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; }; pmc: clock-controller@e0018000 { compatible = "microchip,sama7g5-pmc", "syscon"; reg = <0xe0018000 0x200>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; #clock-cells = <2>; clocks = <&clk32k 1>, <&clk32k 0>, <&main_xtal>; clock-names = "td_slck", "md_slck", "main_xtal"; }; reset_controller: reset-controller@e001d000 { compatible = "microchip,sama7g5-rstc"; reg = <0xe001d000 0xc>, <0xe001d0e4 0x4>; #reset-cells = <1>; clocks = <&clk32k 0>; }; shdwc: poweroff@e001d010 { compatible = "microchip,sama7g5-shdwc", "syscon"; reg = <0xe001d010 0x10>; clocks = <&clk32k 0>; #address-cells = <1>; #size-cells = <0>; atmel,wakeup-rtc-timer; atmel,wakeup-rtt-timer; status = "disabled"; }; rtt: rtc@e001d020 { compatible = "microchip,sama7g5-rtt", "microchip,sam9x60-rtt", "atmel,at91sam9260-rtt"; reg = <0xe001d020 0x30>; interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clk32k 0>; }; clk32k: clock-controller@e001d050 { compatible = "microchip,sama7g5-sckc", "microchip,sam9x60-sckc"; reg = <0xe001d050 0x4>; clocks = <&slow_xtal>; #clock-cells = <1>; }; gpbr: gpbr@e001d060 { compatible = "microchip,sama7g5-gpbr", "syscon"; reg = <0xe001d060 0x48>; }; rtc: rtc@e001d0a8 { compatible = "microchip,sama7g5-rtc", "microchip,sam9x60-rtc"; reg = <0xe001d0a8 0x30>; interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clk32k 1>; }; ps_wdt: watchdog@e001d180 { compatible = "microchip,sama7g5-wdt"; reg = <0xe001d180 0x24>; interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clk32k 0>; }; chipid@e0020000 { compatible = "microchip,sama7g5-chipid"; reg = <0xe0020000 0x8>; }; tcb1: timer@e0800000 { compatible = "atmel,sama5d2-tcb", "simple-mfd", "syscon"; #address-cells = <1>; #size-cells = <0>; reg = <0xe0800000 0x100>; interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 91>, <&pmc PMC_TYPE_PERIPHERAL 92>, <&pmc PMC_TYPE_PERIPHERAL 93>, <&clk32k 1>; clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk"; }; hsmc: hsmc@e0808000 { compatible = "atmel,sama5d2-smc", "syscon", "simple-mfd"; reg = <0xe0808000 0x1000>; interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 21>; #address-cells = <1>; #size-cells = <1>; ranges; pmecc: ecc-engine@e0808070 { compatible = "atmel,sama5d2-pmecc"; reg = <0xe0808070 0x490>, <0xe0808500 0x200>; }; }; qspi0: spi@e080c000 { compatible = "microchip,sama7g5-ospi"; reg = <0xe080c000 0x400>, <0x20000000 0x10000000>; reg-names = "qspi_base", "qspi_mmap"; interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>; dmas = <&dma0 AT91_XDMAC_DT_PERID(41)>, <&dma0 AT91_XDMAC_DT_PERID(40)>; dma-names = "tx", "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 78>, <&pmc PMC_TYPE_GCK 78>; clock-names = "pclk", "gclk"; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; qspi1: spi@e0810000 { compatible = "microchip,sama7g5-qspi"; reg = <0xe0810000 0x400>, <0x30000000 0x10000000>; reg-names = "qspi_base", "qspi_mmap"; interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; dmas = <&dma0 AT91_XDMAC_DT_PERID(43)>, <&dma0 AT91_XDMAC_DT_PERID(42)>; dma-names = "tx", "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 79>, <&pmc PMC_TYPE_GCK 79>; clock-names = "pclk", "gclk"; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; can0: can@e0828000 { compatible = "bosch,m_can"; reg = <0xe0828000 0x100>, <0x100000 0x7800>; reg-names = "m_can", "message_ram"; interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "int0", "int1"; clocks = <&pmc PMC_TYPE_PERIPHERAL 61>, <&pmc PMC_TYPE_GCK 61>; clock-names = "hclk", "cclk"; assigned-clocks = <&pmc PMC_TYPE_GCK 61>; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clock-rates = <40000000>; bosch,mram-cfg = <0x3400 0 0 64 0 0 32 32>; status = "disabled"; }; can1: can@e082c000 { compatible = "bosch,m_can"; reg = <0xe082c000 0x100>, <0x100000 0xbc00>; reg-names = "m_can", "message_ram"; interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "int0", "int1"; clocks = <&pmc PMC_TYPE_PERIPHERAL 62>, <&pmc PMC_TYPE_GCK 62>; clock-names = "hclk", "cclk"; assigned-clocks = <&pmc PMC_TYPE_GCK 62>; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clock-rates = <40000000>; bosch,mram-cfg = <0x7800 0 0 64 0 0 32 32>; status = "disabled"; }; can2: can@e0830000 { compatible = "bosch,m_can"; reg = <0xe0830000 0x100>, <0x100000 0x10000>; reg-names = "m_can", "message_ram"; interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "int0", "int1"; clocks = <&pmc PMC_TYPE_PERIPHERAL 63>, <&pmc PMC_TYPE_GCK 63>; clock-names = "hclk", "cclk"; assigned-clocks = <&pmc PMC_TYPE_GCK 63>; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clock-rates = <40000000>; bosch,mram-cfg = <0xbc00 0 0 64 0 0 32 32>; status = "disabled"; }; can3: can@e0834000 { compatible = "bosch,m_can"; reg = <0xe0834000 0x100>, <0x110000 0x4400>; reg-names = "m_can", "message_ram"; interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "int0", "int1"; clocks = <&pmc PMC_TYPE_PERIPHERAL 64>, <&pmc PMC_TYPE_GCK 64>; clock-names = "hclk", "cclk"; assigned-clocks = <&pmc PMC_TYPE_GCK 64>; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clock-rates = <40000000>; bosch,mram-cfg = <0x0 0 0 64 0 0 32 32>; status = "disabled"; }; can4: can@e0838000 { compatible = "bosch,m_can"; reg = <0xe0838000 0x100>, <0x110000 0x8800>; reg-names = "m_can", "message_ram"; interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "int0", "int1"; clocks = <&pmc PMC_TYPE_PERIPHERAL 65>, <&pmc PMC_TYPE_GCK 65>; clock-names = "hclk", "cclk"; assigned-clocks = <&pmc PMC_TYPE_GCK 65>; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clock-rates = <40000000>; bosch,mram-cfg = <0x4400 0 0 64 0 0 32 32>; status = "disabled"; }; can5: can@e083c000 { compatible = "bosch,m_can"; reg = <0xe083c000 0x100>, <0x110000 0xcc00>; reg-names = "m_can", "message_ram"; interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "int0", "int1"; clocks = <&pmc PMC_TYPE_PERIPHERAL 66>, <&pmc PMC_TYPE_GCK 66>; clock-names = "hclk", "cclk"; assigned-clocks = <&pmc PMC_TYPE_GCK 66>; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clock-rates = <40000000>; bosch,mram-cfg = <0x8800 0 0 64 0 0 32 32>; status = "disabled"; }; adc: adc@e1000000 { compatible = "microchip,sama7g5-adc"; reg = <0xe1000000 0x200>; interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_GCK 26>; assigned-clocks = <&pmc PMC_TYPE_GCK 26>; assigned-clock-rates = <100000000>; clock-names = "adc_clk"; dmas = <&dma0 AT91_XDMAC_DT_PERID(0)>; dma-names = "rx"; atmel,min-sample-rate-hz = <200000>; atmel,max-sample-rate-hz = <20000000>; atmel,startup-time-ms = <4>; #io-channel-cells = <1>; nvmem-cells = <&temperature_calib>; nvmem-cell-names = "temperature_calib"; status = "disabled"; }; sdmmc0: mmc@e1204000 { compatible = "microchip,sama7g5-sdhci", "microchip,sam9x60-sdhci"; reg = <0xe1204000 0x4000>; interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 80>, <&pmc PMC_TYPE_GCK 80>; clock-names = "hclock", "multclk"; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clocks = <&pmc PMC_TYPE_GCK 80>; assigned-clock-rates = <200000000>; microchip,sdcal-inverted; status = "disabled"; }; sdmmc1: mmc@e1208000 { compatible = "microchip,sama7g5-sdhci", "microchip,sam9x60-sdhci"; reg = <0xe1208000 0x4000>; interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 81>, <&pmc PMC_TYPE_GCK 81>; clock-names = "hclock", "multclk"; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clocks = <&pmc PMC_TYPE_GCK 81>; assigned-clock-rates = <200000000>; microchip,sdcal-inverted; status = "disabled"; }; sdmmc2: mmc@e120c000 { compatible = "microchip,sama7g5-sdhci", "microchip,sam9x60-sdhci"; reg = <0xe120c000 0x4000>; interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 82>, <&pmc PMC_TYPE_GCK 82>; clock-names = "hclock", "multclk"; assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>; assigned-clocks = <&pmc PMC_TYPE_GCK 82>; assigned-clock-rates = <200000000>; microchip,sdcal-inverted; status = "disabled"; }; csi2dc: csi2dc@e1404000 { compatible = "microchip,sama7g5-csi2dc"; reg = <0xe1404000 0x500>; clocks = <&pmc PMC_TYPE_PERIPHERAL 34>, <&xisc>; clock-names = "pclk", "scck"; assigned-clocks = <&xisc>; assigned-clock-rates = <266000000>; status = "disabled"; ports { #address-cells = <1>; #size-cells = <0>; port@0 { reg = <0>; csi2dc_in: endpoint { }; }; port@1 { reg = <1>; csi2dc_out: endpoint { bus-width = <14>; hsync-active = <1>; vsync-active = <1>; remote-endpoint = <&xisc_in>; }; }; }; }; xisc: xisc@e1408000 { compatible = "microchip,sama7g5-isc"; reg = <0xe1408000 0x2000>; interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 56>; clock-names = "hclock"; #clock-cells = <0>; clock-output-names = "isc-mck"; status = "disabled"; port { xisc_in: endpoint { bus-type = <5>; /* Parallel */ bus-width = <14>; hsync-active = <1>; vsync-active = <1>; remote-endpoint = <&csi2dc_out>; }; }; }; pwm: pwm@e1604000 { compatible = "microchip,sama7g5-pwm", "atmel,sama5d2-pwm"; reg = <0xe1604000 0x4000>; interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>; #pwm-cells = <3>; clocks = <&pmc PMC_TYPE_PERIPHERAL 77>; status = "disabled"; }; pdmc0: sound@e1608000 { compatible = "microchip,sama7g5-pdmc"; reg = <0xe1608000 0x1000>; interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>; #sound-dai-cells = <0>; dmas = <&dma0 AT91_XDMAC_DT_PERID(37)>; dma-names = "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 68>, <&pmc PMC_TYPE_GCK 68>; clock-names = "pclk", "gclk"; status = "disabled"; }; pdmc1: sound@e160c000 { compatible = "microchip,sama7g5-pdmc"; reg = <0xe160c000 0x1000>; interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>; #sound-dai-cells = <0>; dmas = <&dma0 AT91_XDMAC_DT_PERID(38)>; dma-names = "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 69>, <&pmc PMC_TYPE_GCK 69>; clock-names = "pclk", "gclk"; status = "disabled"; }; spdifrx: spdifrx@e1614000 { #sound-dai-cells = <0>; compatible = "microchip,sama7g5-spdifrx"; reg = <0xe1614000 0x4000>; interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>; dmas = <&dma0 AT91_XDMAC_DT_PERID(49)>; dma-names = "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 84>, <&pmc PMC_TYPE_GCK 84>; clock-names = "pclk", "gclk"; status = "disabled"; }; spdiftx: spdiftx@e1618000 { #sound-dai-cells = <0>; compatible = "microchip,sama7g5-spdiftx"; reg = <0xe1618000 0x4000>; interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>; dmas = <&dma0 AT91_XDMAC_DT_PERID(50)>; dma-names = "tx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 85>, <&pmc PMC_TYPE_GCK 85>; clock-names = "pclk", "gclk"; }; i2s0: i2s@e161c000 { compatible = "microchip,sama7g5-i2smcc"; #sound-dai-cells = <0>; reg = <0xe161c000 0x4000>; interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>; dmas = <&dma0 AT91_XDMAC_DT_PERID(34)>, <&dma0 AT91_XDMAC_DT_PERID(33)>; dma-names = "tx", "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 57>, <&pmc PMC_TYPE_GCK 57>; clock-names = "pclk", "gclk"; status = "disabled"; }; i2s1: i2s@e1620000 { compatible = "microchip,sama7g5-i2smcc"; #sound-dai-cells = <0>; reg = <0xe1620000 0x4000>; interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>; dmas = <&dma0 AT91_XDMAC_DT_PERID(36)>, <&dma0 AT91_XDMAC_DT_PERID(35)>; dma-names = "tx", "rx"; clocks = <&pmc PMC_TYPE_PERIPHERAL 58>, <&pmc PMC_TYPE_GCK 58>; clock-names = "pclk", "gclk"; status = "disabled"; }; eic: interrupt-controller@e1628000 { compatible = "microchip,sama7g5-eic"; reg = <0xe1628000 0xec>; interrupt-parent = <&gic>; interrupt-controller; #interrupt-cells = <2>; interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 37>; clock-names = "pclk"; status = "disabled"; }; pit64b0: timer@e1800000 { compatible = "microchip,sama7g5-pit64b", "microchip,sam9x60-pit64b"; reg = <0xe1800000 0x4000>; interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 70>, <&pmc PMC_TYPE_GCK 70>; clock-names = "pclk", "gclk"; }; pit64b1: timer@e1804000 { compatible = "microchip,sama7g5-pit64b", "microchip,sam9x60-pit64b"; reg = <0xe1804000 0x4000>; interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 71>, <&pmc PMC_TYPE_GCK 71>; clock-names = "pclk", "gclk"; }; aes: crypto@e1810000 { compatible = "atmel,at91sam9g46-aes"; reg = <0xe1810000 0x100>; interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 27>; clock-names = "aes_clk"; dmas = <&dma0 AT91_XDMAC_DT_PERID(1)>, <&dma0 AT91_XDMAC_DT_PERID(2)>; dma-names = "tx", "rx"; }; sha: crypto@e1814000 { compatible = "atmel,at91sam9g46-sha"; reg = <0xe1814000 0x100>; interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 83>; clock-names = "sha_clk"; dmas = <&dma0 AT91_XDMAC_DT_PERID(48)>; dma-names = "tx"; }; flx0: flexcom@e1818000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe1818000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 38>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe1818000 0x800>; status = "disabled"; uart0: serial@200 { compatible = "atmel,at91sam9260-usart"; reg = <0x200 0x200>; atmel,usart-mode = <AT91_USART_MODE_SERIAL>; interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 38>; clock-names = "usart"; dmas = <&dma1 AT91_XDMAC_DT_PERID(6)>, <&dma1 AT91_XDMAC_DT_PERID(5)>; dma-names = "tx", "rx"; atmel,use-dma-rx; atmel,use-dma-tx; status = "disabled"; }; }; flx1: flexcom@e181c000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe181c000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 39>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe181c000 0x800>; status = "disabled"; i2c1: i2c@600 { compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c"; reg = <0x600 0x200>; interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clocks = <&pmc PMC_TYPE_PERIPHERAL 39>; atmel,fifo-size = <32>; dmas = <&dma0 AT91_XDMAC_DT_PERID(8)>, <&dma0 AT91_XDMAC_DT_PERID(7)>; dma-names = "tx", "rx"; status = "disabled"; }; }; flx3: flexcom@e1824000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe1824000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 41>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe1824000 0x800>; status = "disabled"; uart3: serial@200 { compatible = "atmel,at91sam9260-usart"; reg = <0x200 0x200>; atmel,usart-mode = <AT91_USART_MODE_SERIAL>; interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 41>; clock-names = "usart"; dmas = <&dma1 AT91_XDMAC_DT_PERID(12)>, <&dma1 AT91_XDMAC_DT_PERID(11)>; dma-names = "tx", "rx"; atmel,use-dma-rx; atmel,use-dma-tx; status = "disabled"; }; }; trng: rng@e2010000 { compatible = "microchip,sama7g5-trng", "atmel,at91sam9g45-trng"; reg = <0xe2010000 0x100>; interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 97>; status = "disabled"; }; tdes: crypto@e2014000 { compatible = "atmel,at91sam9g46-tdes"; reg = <0xe2014000 0x100>; interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 96>; clock-names = "tdes_clk"; dmas = <&dma0 AT91_XDMAC_DT_PERID(54)>, <&dma0 AT91_XDMAC_DT_PERID(53)>; dma-names = "tx", "rx"; }; flx4: flexcom@e2018000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe2018000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 42>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe2018000 0x800>; status = "disabled"; uart4: serial@200 { compatible = "atmel,at91sam9260-usart"; reg = <0x200 0x200>; atmel,usart-mode = <AT91_USART_MODE_SERIAL>; interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 42>; clock-names = "usart"; dmas = <&dma1 AT91_XDMAC_DT_PERID(14)>, <&dma1 AT91_XDMAC_DT_PERID(13)>; dma-names = "tx", "rx"; atmel,use-dma-rx; atmel,use-dma-tx; atmel,fifo-size = <16>; status = "disabled"; }; }; flx7: flexcom@e2024000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe2024000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 45>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe2024000 0x800>; status = "disabled"; uart7: serial@200 { compatible = "atmel,at91sam9260-usart"; reg = <0x200 0x200>; atmel,usart-mode = <AT91_USART_MODE_SERIAL>; interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 45>; clock-names = "usart"; dmas = <&dma1 AT91_XDMAC_DT_PERID(20)>, <&dma1 AT91_XDMAC_DT_PERID(19)>; dma-names = "tx", "rx"; atmel,use-dma-rx; atmel,use-dma-tx; atmel,fifo-size = <16>; status = "disabled"; }; }; gmac0: ethernet@e2800000 { compatible = "microchip,sama7g5-gem"; reg = <0xe2800000 0x1000>; interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 51>, <&pmc PMC_TYPE_PERIPHERAL 51>, <&pmc PMC_TYPE_GCK 51>, <&pmc PMC_TYPE_GCK 53>; clock-names = "pclk", "hclk", "tx_clk", "tsu_clk"; assigned-clocks = <&pmc PMC_TYPE_GCK 51>; assigned-clock-rates = <125000000>; status = "disabled"; }; gmac1: ethernet@e2804000 { compatible = "microchip,sama7g5-emac"; reg = <0xe2804000 0x1000>; interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 52>, <&pmc PMC_TYPE_PERIPHERAL 52>; clock-names = "pclk", "hclk"; status = "disabled"; }; dma0: dma-controller@e2808000 { compatible = "microchip,sama7g5-dma"; reg = <0xe2808000 0x1000>; interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; #dma-cells = <1>; clocks = <&pmc PMC_TYPE_PERIPHERAL 22>; clock-names = "dma_clk"; status = "disabled"; }; dma1: dma-controller@e280c000 { compatible = "microchip,sama7g5-dma"; reg = <0xe280c000 0x1000>; interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>; #dma-cells = <1>; clocks = <&pmc PMC_TYPE_PERIPHERAL 23>; clock-names = "dma_clk"; status = "disabled"; }; /* Place dma2 here despite it's address */ dma2: dma-controller@e1200000 { compatible = "microchip,sama7g5-dma"; reg = <0xe1200000 0x1000>; interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>; #dma-cells = <1>; clocks = <&pmc PMC_TYPE_PERIPHERAL 24>; clock-names = "dma_clk"; dma-requests = <0>; status = "disabled"; }; tcb0: timer@e2814000 { compatible = "atmel,sama5d2-tcb", "simple-mfd", "syscon"; #address-cells = <1>; #size-cells = <0>; reg = <0xe2814000 0x100>; interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 88>, <&pmc PMC_TYPE_PERIPHERAL 89>, <&pmc PMC_TYPE_PERIPHERAL 90>, <&clk32k 1>; clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk"; }; flx8: flexcom@e2818000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe2818000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 46>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe2818000 0x800>; status = "disabled"; i2c8: i2c@600 { compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c"; reg = <0x600 0x200>; interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clocks = <&pmc PMC_TYPE_PERIPHERAL 46>; atmel,fifo-size = <32>; dmas = <&dma0 AT91_XDMAC_DT_PERID(22)>, <&dma0 AT91_XDMAC_DT_PERID(21)>; dma-names = "tx", "rx"; status = "disabled"; }; }; flx9: flexcom@e281c000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe281c000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 47>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe281c000 0x800>; status = "disabled"; i2c9: i2c@600 { compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c"; reg = <0x600 0x200>; interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; clocks = <&pmc PMC_TYPE_PERIPHERAL 47>; atmel,fifo-size = <32>; dmas = <&dma0 AT91_XDMAC_DT_PERID(24)>, <&dma0 AT91_XDMAC_DT_PERID(23)>; dma-names = "tx", "rx"; status = "disabled"; }; }; flx11: flexcom@e2824000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe2824000 0x200>; clocks = <&pmc PMC_TYPE_PERIPHERAL 49>; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0xe2824000 0x800>; status = "disabled"; spi11: spi@400 { compatible = "atmel,at91rm9200-spi"; reg = <0x400 0x200>; interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; clocks = <&pmc PMC_TYPE_PERIPHERAL 49>; clock-names = "spi_clk"; #address-cells = <1>; #size-cells = <0>; atmel,fifo-size = <32>; dmas = <&dma0 AT91_XDMAC_DT_PERID(28)>, <&dma0 AT91_XDMAC_DT_PERID(27)>; dma-names = "tx", "rx"; status = "disabled"; }; }; uddrc: uddrc@e3800000 { compatible = "microchip,sama7g5-uddrc"; reg = <0xe3800000 0x4000>; }; ddr3phy: ddr3phy@e3804000 { compatible = "microchip,sama7g5-ddr3phy"; reg = <0xe3804000 0x1000>; }; otpc: efuse@e8c00000 { compatible = "microchip,sama7g5-otpc", "syscon"; reg = <0xe8c00000 0x100>; #address-cells = <1>; #size-cells = <1>; temperature_calib: calib@1 { reg = <OTP_PKT(1) 76>; }; }; gic: interrupt-controller@e8c11000 { compatible = "arm,cortex-a7-gic"; #interrupt-cells = <3>; #address-cells = <0>; interrupt-controller; reg = <0xe8c11000 0x1000>, <0xe8c12000 0x2000>; }; }; };