/* SPDX-License-Identifier: GPL-2.0-only */ /* IRQ definitions for Marvell Dove 88AP510 SoC */ #ifndef __ASM_ARCH_IRQS_H #define __ASM_ARCH_IRQS_H /* * Dove Low Interrupt Controller */ #define IRQ_DOVE_BRIDGE (1 + 0) #define IRQ_DOVE_H2C (1 + 1) #define IRQ_DOVE_C2H (1 + 2) #define IRQ_DOVE_NAND (1 + 3) #define IRQ_DOVE_PDMA (1 + 4) #define IRQ_DOVE_SPI1 (1 + 5) #define IRQ_DOVE_SPI0 (1 + 6) #define IRQ_DOVE_UART_0 (1 + 7) #define IRQ_DOVE_UART_1 (1 + 8) #define IRQ_DOVE_UART_2 (1 + 9) #define IRQ_DOVE_UART_3 (1 + 10) #define IRQ_DOVE_I2C (1 + 11) #define IRQ_DOVE_GPIO_0_7 (1 + 12) #define IRQ_DOVE_GPIO_8_15 (1 + 13) #define IRQ_DOVE_GPIO_16_23 (1 + 14) #define IRQ_DOVE_PCIE0_ERR (1 + 15) #define IRQ_DOVE_PCIE0 (1 + 16) #define IRQ_DOVE_PCIE1_ERR (1 + 17) #define IRQ_DOVE_PCIE1 (1 + 18) #define IRQ_DOVE_I2S0 (1 + 19) #define IRQ_DOVE_I2S0_ERR (1 + 20) #define IRQ_DOVE_I2S1 (1 + 21) #define IRQ_DOVE_I2S1_ERR (1 + 22) #define IRQ_DOVE_USB_ERR (1 + 23) #define IRQ_DOVE_USB0 (1 + 24) #define IRQ_DOVE_USB1 (1 + 25) #define IRQ_DOVE_GE00_RX (1 + 26) #define IRQ_DOVE_GE00_TX (1 + 27) #define IRQ_DOVE_GE00_MISC (1 + 28) #define IRQ_DOVE_GE00_SUM (1 + 29) #define IRQ_DOVE_GE00_ERR (1 + 30) #define IRQ_DOVE_CRYPTO (1 + 31) /* * Dove High Interrupt Controller */ #define IRQ_DOVE_AC97 (1 + 32) #define IRQ_DOVE_PMU (1 + 33) #define IRQ_DOVE_CAM (1 + 34) #define IRQ_DOVE_SDIO0 (1 + 35) #define IRQ_DOVE_SDIO1 (1 + 36) #define IRQ_DOVE_SDIO0_WAKEUP (1 + 37) #define IRQ_DOVE_SDIO1_WAKEUP (1 + 38) #define IRQ_DOVE_XOR_00 (1 + 39) #define IRQ_DOVE_XOR_01 (1 + 40) #define IRQ_DOVE_XOR0_ERR (1 + 41) #define IRQ_DOVE_XOR_10 (1 + 42) #define IRQ_DOVE_XOR_11 (1 + 43) #define IRQ_DOVE_XOR1_ERR (1 + 44) #define IRQ_DOVE_LCD_DCON (1 + 45) #define IRQ_DOVE_LCD1 (1 + 46) #define IRQ_DOVE_LCD0 (1 + 47) #define IRQ_DOVE_GPU (1 + 48) #define IRQ_DOVE_PERFORM_MNTR (1 + 49) #define IRQ_DOVE_VPRO_DMA1 (1 + 51) #define IRQ_DOVE_SSP_TIMER (1 + 54) #define IRQ_DOVE_SSP (1 + 55) #define IRQ_DOVE_MC_L2_ERR (1 + 56) #define IRQ_DOVE_CRYPTO_ERR (1 + 59) #define IRQ_DOVE_GPIO_24_31 (1 + 60) #define IRQ_DOVE_HIGH_GPIO (1 + 61) #define IRQ_DOVE_SATA (1 + 62) /* * DOVE General Purpose Pins */ #define IRQ_DOVE_GPIO_START 65 #define NR_GPIO_IRQS 64 /* * PMU interrupts */ #define IRQ_DOVE_PMU_START (IRQ_DOVE_GPIO_START + NR_GPIO_IRQS) #define NR_PMU_IRQS 7 #define IRQ_DOVE_RTC (IRQ_DOVE_PMU_START + 5) #define DOVE_NR_IRQS (IRQ_DOVE_PMU_START + NR_PMU_IRQS) #endif