/* * Copyright 2020 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * */ #ifndef _umc_6_7_0_SH_MASK_HEADER #define _umc_6_7_0_SH_MASK_HEADER // addressBlock: umc_w_phy_umc0_mca_ip_umc0_mca_map //MCA_UMC_UMC0_MCUMC_STATUST0 #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCode__SHIFT 0x0 #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCodeExt__SHIFT 0x10 #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV22__SHIFT 0x16 #define MCA_UMC_UMC0_MCUMC_STATUST0__AddrLsb__SHIFT 0x18 #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV30__SHIFT 0x1e #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreId__SHIFT 0x20 #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV38__SHIFT 0x26 #define MCA_UMC_UMC0_MCUMC_STATUST0__Scrub__SHIFT 0x28 #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV41__SHIFT 0x29 #define MCA_UMC_UMC0_MCUMC_STATUST0__Poison__SHIFT 0x2b #define MCA_UMC_UMC0_MCUMC_STATUST0__Deferred__SHIFT 0x2c #define MCA_UMC_UMC0_MCUMC_STATUST0__UECC__SHIFT 0x2d #define MCA_UMC_UMC0_MCUMC_STATUST0__CECC__SHIFT 0x2e #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV47__SHIFT 0x2f #define MCA_UMC_UMC0_MCUMC_STATUST0__Transparent__SHIFT 0x34 #define MCA_UMC_UMC0_MCUMC_STATUST0__SyndV__SHIFT 0x35 #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV54__SHIFT 0x36 #define MCA_UMC_UMC0_MCUMC_STATUST0__TCC__SHIFT 0x37 #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreIdVal__SHIFT 0x38 #define MCA_UMC_UMC0_MCUMC_STATUST0__PCC__SHIFT 0x39 #define MCA_UMC_UMC0_MCUMC_STATUST0__AddrV__SHIFT 0x3a #define MCA_UMC_UMC0_MCUMC_STATUST0__MiscV__SHIFT 0x3b #define MCA_UMC_UMC0_MCUMC_STATUST0__En__SHIFT 0x3c #define MCA_UMC_UMC0_MCUMC_STATUST0__UC__SHIFT 0x3d #define MCA_UMC_UMC0_MCUMC_STATUST0__Overflow__SHIFT 0x3e #define MCA_UMC_UMC0_MCUMC_STATUST0__Val__SHIFT 0x3f #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCode_MASK 0x000000000000FFFFL #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCodeExt_MASK 0x00000000003F0000L #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV22_MASK 0x0000000000C00000L #define MCA_UMC_UMC0_MCUMC_STATUST0__AddrLsb_MASK 0x000000003F000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV30_MASK 0x00000000C0000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreId_MASK 0x0000003F00000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV38_MASK 0x000000C000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__Scrub_MASK 0x0000010000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV41_MASK 0x0000060000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__Poison_MASK 0x0000080000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__Deferred_MASK 0x0000100000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__UECC_MASK 0x0000200000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__CECC_MASK 0x0000400000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV47_MASK 0x000F800000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__Transparent_MASK 0x0010000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__SyndV_MASK 0x0020000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV54_MASK 0x0040000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__TCC_MASK 0x0080000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreIdVal_MASK 0x0100000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__PCC_MASK 0x0200000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__AddrV_MASK 0x0400000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__MiscV_MASK 0x0800000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__En_MASK 0x1000000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__UC_MASK 0x2000000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__Overflow_MASK 0x4000000000000000L #define MCA_UMC_UMC0_MCUMC_STATUST0__Val_MASK 0x8000000000000000L //MCA_UMC_UMC0_MCUMC_ADDRT0 #define MCA_UMC_UMC0_MCUMC_ADDRT0__ErrorAddr__SHIFT 0x0 #define MCA_UMC_UMC0_MCUMC_ADDRT0__Reserved__SHIFT 0x38 #define MCA_UMC_UMC0_MCUMC_ADDRT0__ErrorAddr_MASK 0x00FFFFFFFFFFFFFFL #define MCA_UMC_UMC0_MCUMC_ADDRT0__Reserved_MASK 0xFF00000000000000L // addressBlock: umc_w_phy_umc0_umcch0_umcchdec //UMCCH0_0_BaseAddrCS0 #define UMCCH0_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH0_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH0_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH0_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH0_0_AddrMaskCS01 #define UMCCH0_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH0_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH0_0_AddrSelCS01 #define UMCCH0_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH0_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH0_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH0_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH0_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH0_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH0_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH0_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH0_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH0_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH0_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH0_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH0_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH0_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH0_0_AddrHashBank0 #define UMCCH0_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH0_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH0_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH0_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH0_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH0_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH0_0_AddrHashBank1 #define UMCCH0_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH0_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH0_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH0_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH0_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH0_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH0_0_AddrHashBank2 #define UMCCH0_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH0_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH0_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH0_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH0_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH0_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH0_0_AddrHashBank3 #define UMCCH0_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH0_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH0_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH0_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH0_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH0_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH0_0_AddrHashBank4 #define UMCCH0_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH0_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH0_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH0_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH0_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH0_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH0_0_AddrHashBank5 #define UMCCH0_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH0_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH0_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH0_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH0_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH0_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH0_0_UMC_CONFIG #define UMCCH0_0_UMC_CONFIG__DDR_TYPE__SHIFT 0x0 #define UMCCH0_0_UMC_CONFIG__BurstLength__SHIFT 0x8 #define UMCCH0_0_UMC_CONFIG__BurstCtrl__SHIFT 0xa #define UMCCH0_0_UMC_CONFIG__DramReady__SHIFT 0x1f #define UMCCH0_0_UMC_CONFIG__DDR_TYPE_MASK 0x00000007L #define UMCCH0_0_UMC_CONFIG__BurstLength_MASK 0x00000300L #define UMCCH0_0_UMC_CONFIG__BurstCtrl_MASK 0x00000C00L #define UMCCH0_0_UMC_CONFIG__DramReady_MASK 0x80000000L //UMCCH0_0_EccCtrl #define UMCCH0_0_EccCtrl__WrEccEn__SHIFT 0x0 #define UMCCH0_0_EccCtrl__EccReplayEn__SHIFT 0x1 #define UMCCH0_0_EccCtrl__UCFatalEn__SHIFT 0x8 #define UMCCH0_0_EccCtrl__RdEccEn__SHIFT 0xa #define UMCCH0_0_EccCtrl__PoisonFatalDis__SHIFT 0xc #define UMCCH0_0_EccCtrl__PoisonInhibit__SHIFT 0xd #define UMCCH0_0_EccCtrl__WrEccEn_MASK 0x00000001L #define UMCCH0_0_EccCtrl__EccReplayEn_MASK 0x00000002L #define UMCCH0_0_EccCtrl__UCFatalEn_MASK 0x00000100L #define UMCCH0_0_EccCtrl__RdEccEn_MASK 0x00000400L #define UMCCH0_0_EccCtrl__PoisonFatalDis_MASK 0x00001000L #define UMCCH0_0_EccCtrl__PoisonInhibit_MASK 0x00002000L //UMCCH0_0_UmcLocalCap #define UMCCH0_0_UmcLocalCap__EccDis__SHIFT 0x0 #define UMCCH0_0_UmcLocalCap__Spare__SHIFT 0x1 #define UMCCH0_0_UmcLocalCap__WrDis__SHIFT 0x1f #define UMCCH0_0_UmcLocalCap__EccDis_MASK 0x00000001L #define UMCCH0_0_UmcLocalCap__Spare_MASK 0x0000003EL #define UMCCH0_0_UmcLocalCap__WrDis_MASK 0x80000000L //UMCCH0_0_EccErrCntSel #define UMCCH0_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH0_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH0_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH0_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH0_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH0_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH0_0_EccErrCnt #define UMCCH0_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH0_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH0_0_PerfMonCtlClk #define UMCCH0_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH0_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH0_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH0_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH0_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH0_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH0_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH0_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH0_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH0_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH0_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH0_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH0_0_PerfMonCtrClk_Lo #define UMCCH0_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtrClk_Hi #define UMCCH0_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH0_0_PerfMonCtl1 #define UMCCH0_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr1_Lo #define UMCCH0_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr1_Hi #define UMCCH0_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl2 #define UMCCH0_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr2_Lo #define UMCCH0_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr2_Hi #define UMCCH0_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl3 #define UMCCH0_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr3_Lo #define UMCCH0_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr3_Hi #define UMCCH0_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl4 #define UMCCH0_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr4_Lo #define UMCCH0_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr4_Hi #define UMCCH0_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl5 #define UMCCH0_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr5_Lo #define UMCCH0_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr5_Hi #define UMCCH0_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl6 #define UMCCH0_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr6_Lo #define UMCCH0_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr6_Hi #define UMCCH0_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl7 #define UMCCH0_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr7_Lo #define UMCCH0_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr7_Hi #define UMCCH0_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_0_PerfMonCtl8 #define UMCCH0_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH0_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH0_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH0_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH0_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH0_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH0_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH0_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH0_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH0_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH0_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH0_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH0_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH0_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH0_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH0_0_PerfMonCtr8_Lo #define UMCCH0_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_0_PerfMonCtr8_Hi #define UMCCH0_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH0_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH0_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH0_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch1_umcchdec //UMCCH1_0_BaseAddrCS0 #define UMCCH1_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH1_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH1_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH1_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH1_0_AddrMaskCS01 #define UMCCH1_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH1_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH1_0_AddrSelCS01 #define UMCCH1_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH1_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH1_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH1_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH1_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH1_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH1_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH1_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH1_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH1_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH1_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH1_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH1_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH1_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH1_0_AddrHashBank0 #define UMCCH1_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH1_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH1_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH1_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH1_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH1_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH1_0_AddrHashBank1 #define UMCCH1_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH1_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH1_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH1_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH1_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH1_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH1_0_AddrHashBank2 #define UMCCH1_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH1_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH1_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH1_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH1_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH1_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH1_0_AddrHashBank3 #define UMCCH1_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH1_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH1_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH1_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH1_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH1_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH1_0_AddrHashBank4 #define UMCCH1_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH1_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH1_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH1_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH1_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH1_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH1_0_AddrHashBank5 #define UMCCH1_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH1_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH1_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH1_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH1_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH1_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH1_0_UMC_CONFIG #define UMCCH1_0_UMC_CONFIG__DDR_TYPE__SHIFT 0x0 #define UMCCH1_0_UMC_CONFIG__BurstLength__SHIFT 0x8 #define UMCCH1_0_UMC_CONFIG__BurstCtrl__SHIFT 0xa #define UMCCH1_0_UMC_CONFIG__DramReady__SHIFT 0x1f #define UMCCH1_0_UMC_CONFIG__DDR_TYPE_MASK 0x00000007L #define UMCCH1_0_UMC_CONFIG__BurstLength_MASK 0x00000300L #define UMCCH1_0_UMC_CONFIG__BurstCtrl_MASK 0x00000C00L #define UMCCH1_0_UMC_CONFIG__DramReady_MASK 0x80000000L //UMCCH1_0_EccCtrl #define UMCCH1_0_EccCtrl__WrEccEn__SHIFT 0x0 #define UMCCH1_0_EccCtrl__EccReplayEn__SHIFT 0x1 #define UMCCH1_0_EccCtrl__UCFatalEn__SHIFT 0x8 #define UMCCH1_0_EccCtrl__RdEccEn__SHIFT 0xa #define UMCCH1_0_EccCtrl__PoisonFatalDis__SHIFT 0xc #define UMCCH1_0_EccCtrl__PoisonInhibit__SHIFT 0xd #define UMCCH1_0_EccCtrl__WrEccEn_MASK 0x00000001L #define UMCCH1_0_EccCtrl__EccReplayEn_MASK 0x00000002L #define UMCCH1_0_EccCtrl__UCFatalEn_MASK 0x00000100L #define UMCCH1_0_EccCtrl__RdEccEn_MASK 0x00000400L #define UMCCH1_0_EccCtrl__PoisonFatalDis_MASK 0x00001000L #define UMCCH1_0_EccCtrl__PoisonInhibit_MASK 0x00002000L //UMCCH1_0_UmcLocalCap #define UMCCH1_0_UmcLocalCap__EccDis__SHIFT 0x0 #define UMCCH1_0_UmcLocalCap__Spare__SHIFT 0x1 #define UMCCH1_0_UmcLocalCap__WrDis__SHIFT 0x1f #define UMCCH1_0_UmcLocalCap__EccDis_MASK 0x00000001L #define UMCCH1_0_UmcLocalCap__Spare_MASK 0x0000003EL #define UMCCH1_0_UmcLocalCap__WrDis_MASK 0x80000000L //UMCCH1_0_EccErrCntSel #define UMCCH1_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH1_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH1_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH1_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH1_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH1_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH1_0_EccErrCnt #define UMCCH1_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH1_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH1_0_PerfMonCtlClk #define UMCCH1_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH1_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH1_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH1_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH1_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH1_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH1_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH1_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH1_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH1_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH1_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH1_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH1_0_PerfMonCtrClk_Lo #define UMCCH1_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtrClk_Hi #define UMCCH1_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH1_0_PerfMonCtl1 #define UMCCH1_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr1_Lo #define UMCCH1_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr1_Hi #define UMCCH1_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl2 #define UMCCH1_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr2_Lo #define UMCCH1_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr2_Hi #define UMCCH1_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl3 #define UMCCH1_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr3_Lo #define UMCCH1_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr3_Hi #define UMCCH1_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl4 #define UMCCH1_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr4_Lo #define UMCCH1_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr4_Hi #define UMCCH1_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl5 #define UMCCH1_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr5_Lo #define UMCCH1_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr5_Hi #define UMCCH1_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl6 #define UMCCH1_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr6_Lo #define UMCCH1_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr6_Hi #define UMCCH1_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl7 #define UMCCH1_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr7_Lo #define UMCCH1_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr7_Hi #define UMCCH1_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_0_PerfMonCtl8 #define UMCCH1_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH1_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH1_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH1_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH1_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH1_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH1_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH1_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH1_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH1_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH1_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH1_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH1_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH1_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH1_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH1_0_PerfMonCtr8_Lo #define UMCCH1_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_0_PerfMonCtr8_Hi #define UMCCH1_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH1_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH1_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH1_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch2_umcchdec //UMCCH2_0_BaseAddrCS0 #define UMCCH2_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH2_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH2_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH2_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH2_0_AddrMaskCS01 #define UMCCH2_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH2_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH2_0_AddrSelCS01 #define UMCCH2_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH2_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH2_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH2_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH2_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH2_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH2_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH2_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH2_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH2_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH2_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH2_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH2_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH2_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH2_0_AddrHashBank0 #define UMCCH2_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH2_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH2_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH2_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH2_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH2_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH2_0_AddrHashBank1 #define UMCCH2_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH2_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH2_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH2_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH2_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH2_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH2_0_AddrHashBank2 #define UMCCH2_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH2_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH2_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH2_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH2_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH2_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH2_0_AddrHashBank3 #define UMCCH2_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH2_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH2_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH2_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH2_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH2_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH2_0_AddrHashBank4 #define UMCCH2_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH2_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH2_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH2_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH2_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH2_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH2_0_AddrHashBank5 #define UMCCH2_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH2_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH2_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH2_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH2_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH2_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH2_0_UMC_CONFIG #define UMCCH2_0_UMC_CONFIG__DDR_TYPE__SHIFT 0x0 #define UMCCH2_0_UMC_CONFIG__BurstLength__SHIFT 0x8 #define UMCCH2_0_UMC_CONFIG__BurstCtrl__SHIFT 0xa #define UMCCH2_0_UMC_CONFIG__DramReady__SHIFT 0x1f #define UMCCH2_0_UMC_CONFIG__DDR_TYPE_MASK 0x00000007L #define UMCCH2_0_UMC_CONFIG__BurstLength_MASK 0x00000300L #define UMCCH2_0_UMC_CONFIG__BurstCtrl_MASK 0x00000C00L #define UMCCH2_0_UMC_CONFIG__DramReady_MASK 0x80000000L //UMCCH2_0_EccCtrl #define UMCCH2_0_EccCtrl__WrEccEn__SHIFT 0x0 #define UMCCH2_0_EccCtrl__EccReplayEn__SHIFT 0x1 #define UMCCH2_0_EccCtrl__UCFatalEn__SHIFT 0x8 #define UMCCH2_0_EccCtrl__RdEccEn__SHIFT 0xa #define UMCCH2_0_EccCtrl__PoisonFatalDis__SHIFT 0xc #define UMCCH2_0_EccCtrl__PoisonInhibit__SHIFT 0xd #define UMCCH2_0_EccCtrl__WrEccEn_MASK 0x00000001L #define UMCCH2_0_EccCtrl__EccReplayEn_MASK 0x00000002L #define UMCCH2_0_EccCtrl__UCFatalEn_MASK 0x00000100L #define UMCCH2_0_EccCtrl__RdEccEn_MASK 0x00000400L #define UMCCH2_0_EccCtrl__PoisonFatalDis_MASK 0x00001000L #define UMCCH2_0_EccCtrl__PoisonInhibit_MASK 0x00002000L //UMCCH2_0_UmcLocalCap #define UMCCH2_0_UmcLocalCap__EccDis__SHIFT 0x0 #define UMCCH2_0_UmcLocalCap__Spare__SHIFT 0x1 #define UMCCH2_0_UmcLocalCap__WrDis__SHIFT 0x1f #define UMCCH2_0_UmcLocalCap__EccDis_MASK 0x00000001L #define UMCCH2_0_UmcLocalCap__Spare_MASK 0x0000003EL #define UMCCH2_0_UmcLocalCap__WrDis_MASK 0x80000000L //UMCCH2_0_EccErrCntSel #define UMCCH2_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH2_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH2_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH2_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH2_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH2_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH2_0_EccErrCnt #define UMCCH2_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH2_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH2_0_PerfMonCtlClk #define UMCCH2_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH2_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH2_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH2_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH2_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH2_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH2_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH2_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH2_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH2_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH2_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH2_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH2_0_PerfMonCtrClk_Lo #define UMCCH2_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtrClk_Hi #define UMCCH2_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH2_0_PerfMonCtl1 #define UMCCH2_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr1_Lo #define UMCCH2_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr1_Hi #define UMCCH2_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl2 #define UMCCH2_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr2_Lo #define UMCCH2_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr2_Hi #define UMCCH2_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl3 #define UMCCH2_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr3_Lo #define UMCCH2_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr3_Hi #define UMCCH2_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl4 #define UMCCH2_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr4_Lo #define UMCCH2_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr4_Hi #define UMCCH2_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl5 #define UMCCH2_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr5_Lo #define UMCCH2_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr5_Hi #define UMCCH2_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl6 #define UMCCH2_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr6_Lo #define UMCCH2_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr6_Hi #define UMCCH2_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl7 #define UMCCH2_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr7_Lo #define UMCCH2_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr7_Hi #define UMCCH2_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_0_PerfMonCtl8 #define UMCCH2_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH2_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH2_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH2_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH2_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH2_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH2_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH2_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH2_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH2_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH2_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH2_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH2_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH2_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH2_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH2_0_PerfMonCtr8_Lo #define UMCCH2_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_0_PerfMonCtr8_Hi #define UMCCH2_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH2_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH2_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH2_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch3_umcchdec //UMCCH3_0_BaseAddrCS0 #define UMCCH3_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH3_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH3_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH3_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH3_0_AddrMaskCS01 #define UMCCH3_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH3_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH3_0_AddrSelCS01 #define UMCCH3_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH3_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH3_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH3_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH3_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH3_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH3_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH3_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH3_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH3_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH3_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH3_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH3_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH3_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH3_0_AddrHashBank0 #define UMCCH3_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH3_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH3_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH3_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH3_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH3_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH3_0_AddrHashBank1 #define UMCCH3_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH3_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH3_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH3_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH3_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH3_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH3_0_AddrHashBank2 #define UMCCH3_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH3_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH3_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH3_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH3_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH3_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH3_0_AddrHashBank3 #define UMCCH3_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH3_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH3_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH3_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH3_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH3_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH3_0_AddrHashBank4 #define UMCCH3_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH3_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH3_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH3_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH3_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH3_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH3_0_AddrHashBank5 #define UMCCH3_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH3_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH3_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH3_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH3_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH3_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH3_0_UMC_CONFIG #define UMCCH3_0_UMC_CONFIG__DDR_TYPE__SHIFT 0x0 #define UMCCH3_0_UMC_CONFIG__BurstLength__SHIFT 0x8 #define UMCCH3_0_UMC_CONFIG__BurstCtrl__SHIFT 0xa #define UMCCH3_0_UMC_CONFIG__DramReady__SHIFT 0x1f #define UMCCH3_0_UMC_CONFIG__DDR_TYPE_MASK 0x00000007L #define UMCCH3_0_UMC_CONFIG__BurstLength_MASK 0x00000300L #define UMCCH3_0_UMC_CONFIG__BurstCtrl_MASK 0x00000C00L #define UMCCH3_0_UMC_CONFIG__DramReady_MASK 0x80000000L //UMCCH3_0_EccCtrl #define UMCCH3_0_EccCtrl__WrEccEn__SHIFT 0x0 #define UMCCH3_0_EccCtrl__EccReplayEn__SHIFT 0x1 #define UMCCH3_0_EccCtrl__UCFatalEn__SHIFT 0x8 #define UMCCH3_0_EccCtrl__RdEccEn__SHIFT 0xa #define UMCCH3_0_EccCtrl__PoisonFatalDis__SHIFT 0xc #define UMCCH3_0_EccCtrl__PoisonInhibit__SHIFT 0xd #define UMCCH3_0_EccCtrl__WrEccEn_MASK 0x00000001L #define UMCCH3_0_EccCtrl__EccReplayEn_MASK 0x00000002L #define UMCCH3_0_EccCtrl__UCFatalEn_MASK 0x00000100L #define UMCCH3_0_EccCtrl__RdEccEn_MASK 0x00000400L #define UMCCH3_0_EccCtrl__PoisonFatalDis_MASK 0x00001000L #define UMCCH3_0_EccCtrl__PoisonInhibit_MASK 0x00002000L //UMCCH3_0_UmcLocalCap #define UMCCH3_0_UmcLocalCap__EccDis__SHIFT 0x0 #define UMCCH3_0_UmcLocalCap__Spare__SHIFT 0x1 #define UMCCH3_0_UmcLocalCap__WrDis__SHIFT 0x1f #define UMCCH3_0_UmcLocalCap__EccDis_MASK 0x00000001L #define UMCCH3_0_UmcLocalCap__Spare_MASK 0x0000003EL #define UMCCH3_0_UmcLocalCap__WrDis_MASK 0x80000000L //UMCCH3_0_EccErrCntSel #define UMCCH3_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH3_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH3_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH3_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH3_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH3_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH3_0_EccErrCnt #define UMCCH3_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH3_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH3_0_PerfMonCtlClk #define UMCCH3_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH3_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH3_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH3_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH3_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH3_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH3_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH3_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH3_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH3_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH3_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH3_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH3_0_PerfMonCtrClk_Lo #define UMCCH3_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtrClk_Hi #define UMCCH3_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH3_0_PerfMonCtl1 #define UMCCH3_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr1_Lo #define UMCCH3_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr1_Hi #define UMCCH3_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl2 #define UMCCH3_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr2_Lo #define UMCCH3_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr2_Hi #define UMCCH3_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl3 #define UMCCH3_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr3_Lo #define UMCCH3_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr3_Hi #define UMCCH3_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl4 #define UMCCH3_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr4_Lo #define UMCCH3_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr4_Hi #define UMCCH3_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl5 #define UMCCH3_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr5_Lo #define UMCCH3_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr5_Hi #define UMCCH3_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl6 #define UMCCH3_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr6_Lo #define UMCCH3_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr6_Hi #define UMCCH3_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl7 #define UMCCH3_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr7_Lo #define UMCCH3_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr7_Hi #define UMCCH3_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_0_PerfMonCtl8 #define UMCCH3_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH3_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH3_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH3_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH3_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH3_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH3_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH3_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH3_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH3_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH3_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH3_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH3_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH3_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH3_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH3_0_PerfMonCtr8_Lo #define UMCCH3_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_0_PerfMonCtr8_Hi #define UMCCH3_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH3_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH3_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH3_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch4_umcchdec //UMCCH4_0_BaseAddrCS0 #define UMCCH4_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH4_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH4_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH4_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH4_0_AddrMaskCS01 #define UMCCH4_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH4_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH4_0_AddrSelCS01 #define UMCCH4_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH4_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH4_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH4_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH4_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH4_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH4_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH4_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH4_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH4_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH4_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH4_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH4_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH4_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH4_0_AddrHashBank0 #define UMCCH4_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH4_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH4_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH4_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH4_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH4_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH4_0_AddrHashBank1 #define UMCCH4_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH4_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH4_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH4_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH4_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH4_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH4_0_AddrHashBank2 #define UMCCH4_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH4_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH4_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH4_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH4_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH4_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH4_0_AddrHashBank3 #define UMCCH4_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH4_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH4_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH4_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH4_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH4_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH4_0_AddrHashBank4 #define UMCCH4_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH4_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH4_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH4_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH4_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH4_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH4_0_AddrHashBank5 #define UMCCH4_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH4_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH4_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH4_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH4_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH4_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH4_0_EccErrCntSel #define UMCCH4_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH4_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH4_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH4_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH4_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH4_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH4_0_EccErrCnt #define UMCCH4_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH4_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH4_0_PerfMonCtlClk #define UMCCH4_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH4_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH4_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH4_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH4_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH4_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH4_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH4_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH4_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH4_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH4_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH4_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH4_0_PerfMonCtrClk_Lo #define UMCCH4_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtrClk_Hi #define UMCCH4_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH4_0_PerfMonCtl1 #define UMCCH4_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr1_Lo #define UMCCH4_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr1_Hi #define UMCCH4_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl2 #define UMCCH4_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr2_Lo #define UMCCH4_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr2_Hi #define UMCCH4_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl3 #define UMCCH4_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr3_Lo #define UMCCH4_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr3_Hi #define UMCCH4_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl4 #define UMCCH4_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr4_Lo #define UMCCH4_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr4_Hi #define UMCCH4_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl5 #define UMCCH4_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr5_Lo #define UMCCH4_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr5_Hi #define UMCCH4_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl6 #define UMCCH4_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr6_Lo #define UMCCH4_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr6_Hi #define UMCCH4_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl7 #define UMCCH4_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr7_Lo #define UMCCH4_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr7_Hi #define UMCCH4_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_0_PerfMonCtl8 #define UMCCH4_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH4_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH4_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH4_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH4_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH4_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH4_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH4_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH4_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH4_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH4_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH4_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH4_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH4_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH4_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH4_0_PerfMonCtr8_Lo #define UMCCH4_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_0_PerfMonCtr8_Hi #define UMCCH4_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH4_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH4_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH4_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch5_umcchdec //UMCCH5_0_BaseAddrCS0 #define UMCCH5_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH5_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH5_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH5_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH5_0_AddrMaskCS01 #define UMCCH5_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH5_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH5_0_AddrSelCS01 #define UMCCH5_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH5_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH5_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH5_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH5_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH5_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH5_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH5_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH5_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH5_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH5_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH5_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH5_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH5_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH5_0_AddrHashBank0 #define UMCCH5_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH5_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH5_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH5_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH5_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH5_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH5_0_AddrHashBank1 #define UMCCH5_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH5_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH5_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH5_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH5_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH5_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH5_0_AddrHashBank2 #define UMCCH5_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH5_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH5_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH5_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH5_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH5_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH5_0_AddrHashBank3 #define UMCCH5_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH5_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH5_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH5_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH5_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH5_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH5_0_AddrHashBank4 #define UMCCH5_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH5_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH5_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH5_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH5_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH5_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH5_0_AddrHashBank5 #define UMCCH5_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH5_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH5_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH5_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH5_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH5_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH5_0_EccErrCntSel #define UMCCH5_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH5_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH5_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH5_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH5_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH5_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH5_0_EccErrCnt #define UMCCH5_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH5_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH5_0_PerfMonCtlClk #define UMCCH5_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH5_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH5_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH5_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH5_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH5_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH5_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH5_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH5_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH5_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH5_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH5_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH5_0_PerfMonCtrClk_Lo #define UMCCH5_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtrClk_Hi #define UMCCH5_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH5_0_PerfMonCtl1 #define UMCCH5_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr1_Lo #define UMCCH5_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr1_Hi #define UMCCH5_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl2 #define UMCCH5_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr2_Lo #define UMCCH5_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr2_Hi #define UMCCH5_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl3 #define UMCCH5_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr3_Lo #define UMCCH5_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr3_Hi #define UMCCH5_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl4 #define UMCCH5_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr4_Lo #define UMCCH5_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr4_Hi #define UMCCH5_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl5 #define UMCCH5_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr5_Lo #define UMCCH5_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr5_Hi #define UMCCH5_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl6 #define UMCCH5_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr6_Lo #define UMCCH5_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr6_Hi #define UMCCH5_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl7 #define UMCCH5_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr7_Lo #define UMCCH5_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr7_Hi #define UMCCH5_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_0_PerfMonCtl8 #define UMCCH5_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH5_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH5_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH5_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH5_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH5_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH5_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH5_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH5_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH5_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH5_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH5_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH5_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH5_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH5_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH5_0_PerfMonCtr8_Lo #define UMCCH5_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_0_PerfMonCtr8_Hi #define UMCCH5_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH5_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH5_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH5_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch6_umcchdec //UMCCH6_0_BaseAddrCS0 #define UMCCH6_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH6_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH6_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH6_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH6_0_AddrMaskCS01 #define UMCCH6_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH6_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH6_0_AddrSelCS01 #define UMCCH6_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH6_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH6_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH6_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH6_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH6_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH6_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH6_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH6_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH6_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH6_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH6_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH6_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH6_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH6_0_AddrHashBank0 #define UMCCH6_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH6_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH6_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH6_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH6_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH6_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH6_0_AddrHashBank1 #define UMCCH6_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH6_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH6_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH6_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH6_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH6_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH6_0_AddrHashBank2 #define UMCCH6_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH6_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH6_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH6_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH6_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH6_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH6_0_AddrHashBank3 #define UMCCH6_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH6_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH6_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH6_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH6_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH6_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH6_0_AddrHashBank4 #define UMCCH6_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH6_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH6_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH6_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH6_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH6_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH6_0_AddrHashBank5 #define UMCCH6_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH6_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH6_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH6_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH6_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH6_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH6_0_EccErrCntSel #define UMCCH6_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH6_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH6_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH6_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH6_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH6_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH6_0_EccErrCnt #define UMCCH6_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH6_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH6_0_PerfMonCtlClk #define UMCCH6_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH6_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH6_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH6_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH6_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH6_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH6_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH6_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH6_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH6_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH6_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH6_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH6_0_PerfMonCtrClk_Lo #define UMCCH6_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtrClk_Hi #define UMCCH6_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH6_0_PerfMonCtl1 #define UMCCH6_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr1_Lo #define UMCCH6_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr1_Hi #define UMCCH6_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl2 #define UMCCH6_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr2_Lo #define UMCCH6_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr2_Hi #define UMCCH6_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl3 #define UMCCH6_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr3_Lo #define UMCCH6_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr3_Hi #define UMCCH6_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl4 #define UMCCH6_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr4_Lo #define UMCCH6_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr4_Hi #define UMCCH6_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl5 #define UMCCH6_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr5_Lo #define UMCCH6_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr5_Hi #define UMCCH6_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl6 #define UMCCH6_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr6_Lo #define UMCCH6_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr6_Hi #define UMCCH6_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl7 #define UMCCH6_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr7_Lo #define UMCCH6_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr7_Hi #define UMCCH6_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_0_PerfMonCtl8 #define UMCCH6_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH6_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH6_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH6_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH6_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH6_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH6_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH6_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH6_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH6_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH6_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH6_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH6_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH6_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH6_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH6_0_PerfMonCtr8_Lo #define UMCCH6_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_0_PerfMonCtr8_Hi #define UMCCH6_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH6_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH6_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH6_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc0_umcch7_umcchdec //UMCCH7_0_BaseAddrCS0 #define UMCCH7_0_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH7_0_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH7_0_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH7_0_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH7_0_AddrMaskCS01 #define UMCCH7_0_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH7_0_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH7_0_AddrSelCS01 #define UMCCH7_0_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH7_0_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH7_0_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH7_0_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH7_0_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH7_0_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH7_0_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH7_0_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH7_0_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH7_0_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH7_0_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH7_0_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH7_0_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH7_0_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH7_0_AddrHashBank0 #define UMCCH7_0_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH7_0_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH7_0_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH7_0_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH7_0_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH7_0_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH7_0_AddrHashBank1 #define UMCCH7_0_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH7_0_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH7_0_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH7_0_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH7_0_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH7_0_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH7_0_AddrHashBank2 #define UMCCH7_0_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH7_0_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH7_0_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH7_0_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH7_0_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH7_0_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH7_0_AddrHashBank3 #define UMCCH7_0_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH7_0_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH7_0_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH7_0_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH7_0_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH7_0_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH7_0_AddrHashBank4 #define UMCCH7_0_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH7_0_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH7_0_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH7_0_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH7_0_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH7_0_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH7_0_AddrHashBank5 #define UMCCH7_0_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH7_0_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH7_0_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH7_0_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH7_0_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH7_0_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH7_0_EccErrCntSel #define UMCCH7_0_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH7_0_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH7_0_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH7_0_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH7_0_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH7_0_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH7_0_EccErrCnt #define UMCCH7_0_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH7_0_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH7_0_PerfMonCtlClk #define UMCCH7_0_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH7_0_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH7_0_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH7_0_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH7_0_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH7_0_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH7_0_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH7_0_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH7_0_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH7_0_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH7_0_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH7_0_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH7_0_PerfMonCtrClk_Lo #define UMCCH7_0_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtrClk_Hi #define UMCCH7_0_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH7_0_PerfMonCtl1 #define UMCCH7_0_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr1_Lo #define UMCCH7_0_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr1_Hi #define UMCCH7_0_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl2 #define UMCCH7_0_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr2_Lo #define UMCCH7_0_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr2_Hi #define UMCCH7_0_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl3 #define UMCCH7_0_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr3_Lo #define UMCCH7_0_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr3_Hi #define UMCCH7_0_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl4 #define UMCCH7_0_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr4_Lo #define UMCCH7_0_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr4_Hi #define UMCCH7_0_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl5 #define UMCCH7_0_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr5_Lo #define UMCCH7_0_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr5_Hi #define UMCCH7_0_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl6 #define UMCCH7_0_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr6_Lo #define UMCCH7_0_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr6_Hi #define UMCCH7_0_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl7 #define UMCCH7_0_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr7_Lo #define UMCCH7_0_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr7_Hi #define UMCCH7_0_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_0_PerfMonCtl8 #define UMCCH7_0_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH7_0_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH7_0_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH7_0_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH7_0_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH7_0_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH7_0_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH7_0_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH7_0_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH7_0_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH7_0_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH7_0_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_0_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH7_0_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH7_0_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH7_0_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH7_0_PerfMonCtr8_Lo #define UMCCH7_0_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_0_PerfMonCtr8_Hi #define UMCCH7_0_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH7_0_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH7_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_0_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_0_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH7_0_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_0_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch0_umcchdec //UMCCH0_1_BaseAddrCS0 #define UMCCH0_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH0_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH0_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH0_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH0_1_AddrMaskCS01 #define UMCCH0_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH0_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH0_1_AddrSelCS01 #define UMCCH0_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH0_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH0_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH0_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH0_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH0_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH0_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH0_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH0_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH0_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH0_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH0_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH0_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH0_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH0_1_AddrHashBank0 #define UMCCH0_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH0_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH0_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH0_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH0_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH0_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH0_1_AddrHashBank1 #define UMCCH0_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH0_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH0_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH0_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH0_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH0_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH0_1_AddrHashBank2 #define UMCCH0_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH0_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH0_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH0_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH0_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH0_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH0_1_AddrHashBank3 #define UMCCH0_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH0_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH0_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH0_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH0_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH0_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH0_1_AddrHashBank4 #define UMCCH0_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH0_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH0_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH0_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH0_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH0_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH0_1_AddrHashBank5 #define UMCCH0_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH0_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH0_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH0_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH0_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH0_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH0_1_EccErrCntSel #define UMCCH0_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH0_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH0_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH0_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH0_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH0_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH0_1_EccErrCnt #define UMCCH0_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH0_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH0_1_PerfMonCtlClk #define UMCCH0_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH0_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH0_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH0_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH0_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH0_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH0_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH0_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH0_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH0_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH0_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH0_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH0_1_PerfMonCtrClk_Lo #define UMCCH0_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtrClk_Hi #define UMCCH0_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH0_1_PerfMonCtl1 #define UMCCH0_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr1_Lo #define UMCCH0_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr1_Hi #define UMCCH0_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl2 #define UMCCH0_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr2_Lo #define UMCCH0_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr2_Hi #define UMCCH0_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl3 #define UMCCH0_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr3_Lo #define UMCCH0_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr3_Hi #define UMCCH0_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl4 #define UMCCH0_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr4_Lo #define UMCCH0_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr4_Hi #define UMCCH0_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl5 #define UMCCH0_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr5_Lo #define UMCCH0_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr5_Hi #define UMCCH0_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl6 #define UMCCH0_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr6_Lo #define UMCCH0_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr6_Hi #define UMCCH0_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl7 #define UMCCH0_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr7_Lo #define UMCCH0_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr7_Hi #define UMCCH0_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_1_PerfMonCtl8 #define UMCCH0_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH0_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH0_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH0_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH0_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH0_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH0_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH0_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH0_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH0_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH0_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH0_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH0_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH0_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH0_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH0_1_PerfMonCtr8_Lo #define UMCCH0_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_1_PerfMonCtr8_Hi #define UMCCH0_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH0_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH0_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH0_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch1_umcchdec //UMCCH1_1_BaseAddrCS0 #define UMCCH1_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH1_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH1_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH1_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH1_1_AddrMaskCS01 #define UMCCH1_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH1_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH1_1_AddrSelCS01 #define UMCCH1_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH1_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH1_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH1_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH1_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH1_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH1_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH1_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH1_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH1_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH1_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH1_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH1_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH1_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH1_1_AddrHashBank0 #define UMCCH1_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH1_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH1_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH1_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH1_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH1_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH1_1_AddrHashBank1 #define UMCCH1_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH1_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH1_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH1_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH1_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH1_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH1_1_AddrHashBank2 #define UMCCH1_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH1_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH1_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH1_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH1_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH1_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH1_1_AddrHashBank3 #define UMCCH1_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH1_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH1_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH1_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH1_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH1_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH1_1_AddrHashBank4 #define UMCCH1_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH1_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH1_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH1_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH1_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH1_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH1_1_AddrHashBank5 #define UMCCH1_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH1_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH1_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH1_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH1_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH1_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH1_1_EccErrCntSel #define UMCCH1_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH1_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH1_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH1_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH1_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH1_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH1_1_EccErrCnt #define UMCCH1_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH1_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH1_1_PerfMonCtlClk #define UMCCH1_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH1_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH1_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH1_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH1_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH1_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH1_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH1_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH1_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH1_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH1_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH1_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH1_1_PerfMonCtrClk_Lo #define UMCCH1_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtrClk_Hi #define UMCCH1_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH1_1_PerfMonCtl1 #define UMCCH1_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr1_Lo #define UMCCH1_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr1_Hi #define UMCCH1_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl2 #define UMCCH1_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr2_Lo #define UMCCH1_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr2_Hi #define UMCCH1_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl3 #define UMCCH1_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr3_Lo #define UMCCH1_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr3_Hi #define UMCCH1_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl4 #define UMCCH1_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr4_Lo #define UMCCH1_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr4_Hi #define UMCCH1_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl5 #define UMCCH1_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr5_Lo #define UMCCH1_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr5_Hi #define UMCCH1_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl6 #define UMCCH1_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr6_Lo #define UMCCH1_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr6_Hi #define UMCCH1_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl7 #define UMCCH1_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr7_Lo #define UMCCH1_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr7_Hi #define UMCCH1_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_1_PerfMonCtl8 #define UMCCH1_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH1_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH1_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH1_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH1_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH1_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH1_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH1_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH1_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH1_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH1_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH1_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH1_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH1_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH1_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH1_1_PerfMonCtr8_Lo #define UMCCH1_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_1_PerfMonCtr8_Hi #define UMCCH1_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH1_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH1_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH1_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch2_umcchdec //UMCCH2_1_BaseAddrCS0 #define UMCCH2_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH2_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH2_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH2_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH2_1_AddrMaskCS01 #define UMCCH2_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH2_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH2_1_AddrSelCS01 #define UMCCH2_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH2_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH2_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH2_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH2_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH2_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH2_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH2_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH2_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH2_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH2_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH2_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH2_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH2_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH2_1_AddrHashBank0 #define UMCCH2_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH2_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH2_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH2_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH2_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH2_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH2_1_AddrHashBank1 #define UMCCH2_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH2_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH2_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH2_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH2_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH2_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH2_1_AddrHashBank2 #define UMCCH2_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH2_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH2_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH2_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH2_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH2_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH2_1_AddrHashBank3 #define UMCCH2_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH2_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH2_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH2_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH2_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH2_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH2_1_AddrHashBank4 #define UMCCH2_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH2_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH2_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH2_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH2_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH2_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH2_1_AddrHashBank5 #define UMCCH2_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH2_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH2_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH2_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH2_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH2_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH2_1_EccErrCntSel #define UMCCH2_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH2_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH2_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH2_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH2_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH2_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH2_1_EccErrCnt #define UMCCH2_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH2_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH2_1_PerfMonCtlClk #define UMCCH2_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH2_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH2_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH2_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH2_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH2_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH2_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH2_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH2_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH2_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH2_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH2_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH2_1_PerfMonCtrClk_Lo #define UMCCH2_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtrClk_Hi #define UMCCH2_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH2_1_PerfMonCtl1 #define UMCCH2_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr1_Lo #define UMCCH2_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr1_Hi #define UMCCH2_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl2 #define UMCCH2_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr2_Lo #define UMCCH2_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr2_Hi #define UMCCH2_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl3 #define UMCCH2_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr3_Lo #define UMCCH2_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr3_Hi #define UMCCH2_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl4 #define UMCCH2_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr4_Lo #define UMCCH2_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr4_Hi #define UMCCH2_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl5 #define UMCCH2_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr5_Lo #define UMCCH2_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr5_Hi #define UMCCH2_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl6 #define UMCCH2_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr6_Lo #define UMCCH2_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr6_Hi #define UMCCH2_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl7 #define UMCCH2_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr7_Lo #define UMCCH2_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr7_Hi #define UMCCH2_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_1_PerfMonCtl8 #define UMCCH2_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH2_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH2_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH2_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH2_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH2_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH2_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH2_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH2_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH2_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH2_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH2_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH2_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH2_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH2_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH2_1_PerfMonCtr8_Lo #define UMCCH2_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_1_PerfMonCtr8_Hi #define UMCCH2_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH2_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH2_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH2_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch3_umcchdec //UMCCH3_1_BaseAddrCS0 #define UMCCH3_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH3_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH3_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH3_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH3_1_AddrMaskCS01 #define UMCCH3_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH3_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH3_1_AddrSelCS01 #define UMCCH3_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH3_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH3_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH3_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH3_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH3_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH3_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH3_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH3_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH3_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH3_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH3_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH3_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH3_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH3_1_AddrHashBank0 #define UMCCH3_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH3_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH3_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH3_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH3_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH3_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH3_1_AddrHashBank1 #define UMCCH3_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH3_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH3_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH3_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH3_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH3_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH3_1_AddrHashBank2 #define UMCCH3_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH3_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH3_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH3_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH3_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH3_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH3_1_AddrHashBank3 #define UMCCH3_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH3_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH3_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH3_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH3_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH3_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH3_1_AddrHashBank4 #define UMCCH3_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH3_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH3_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH3_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH3_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH3_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH3_1_AddrHashBank5 #define UMCCH3_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH3_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH3_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH3_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH3_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH3_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH3_1_EccErrCntSel #define UMCCH3_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH3_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH3_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH3_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH3_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH3_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH3_1_EccErrCnt #define UMCCH3_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH3_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH3_1_PerfMonCtlClk #define UMCCH3_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH3_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH3_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH3_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH3_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH3_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH3_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH3_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH3_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH3_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH3_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH3_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH3_1_PerfMonCtrClk_Lo #define UMCCH3_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtrClk_Hi #define UMCCH3_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH3_1_PerfMonCtl1 #define UMCCH3_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr1_Lo #define UMCCH3_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr1_Hi #define UMCCH3_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl2 #define UMCCH3_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr2_Lo #define UMCCH3_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr2_Hi #define UMCCH3_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl3 #define UMCCH3_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr3_Lo #define UMCCH3_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr3_Hi #define UMCCH3_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl4 #define UMCCH3_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr4_Lo #define UMCCH3_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr4_Hi #define UMCCH3_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl5 #define UMCCH3_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr5_Lo #define UMCCH3_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr5_Hi #define UMCCH3_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl6 #define UMCCH3_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr6_Lo #define UMCCH3_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr6_Hi #define UMCCH3_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl7 #define UMCCH3_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr7_Lo #define UMCCH3_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr7_Hi #define UMCCH3_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_1_PerfMonCtl8 #define UMCCH3_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH3_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH3_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH3_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH3_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH3_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH3_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH3_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH3_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH3_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH3_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH3_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH3_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH3_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH3_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH3_1_PerfMonCtr8_Lo #define UMCCH3_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_1_PerfMonCtr8_Hi #define UMCCH3_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH3_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH3_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH3_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch4_umcchdec //UMCCH4_1_BaseAddrCS0 #define UMCCH4_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH4_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH4_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH4_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH4_1_AddrMaskCS01 #define UMCCH4_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH4_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH4_1_AddrSelCS01 #define UMCCH4_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH4_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH4_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH4_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH4_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH4_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH4_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH4_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH4_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH4_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH4_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH4_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH4_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH4_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH4_1_AddrHashBank0 #define UMCCH4_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH4_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH4_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH4_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH4_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH4_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH4_1_AddrHashBank1 #define UMCCH4_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH4_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH4_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH4_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH4_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH4_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH4_1_AddrHashBank2 #define UMCCH4_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH4_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH4_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH4_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH4_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH4_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH4_1_AddrHashBank3 #define UMCCH4_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH4_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH4_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH4_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH4_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH4_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH4_1_AddrHashBank4 #define UMCCH4_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH4_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH4_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH4_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH4_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH4_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH4_1_AddrHashBank5 #define UMCCH4_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH4_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH4_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH4_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH4_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH4_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH4_1_EccErrCntSel #define UMCCH4_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH4_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH4_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH4_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH4_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH4_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH4_1_EccErrCnt #define UMCCH4_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH4_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH4_1_PerfMonCtlClk #define UMCCH4_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH4_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH4_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH4_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH4_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH4_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH4_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH4_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH4_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH4_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH4_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH4_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH4_1_PerfMonCtrClk_Lo #define UMCCH4_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtrClk_Hi #define UMCCH4_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH4_1_PerfMonCtl1 #define UMCCH4_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr1_Lo #define UMCCH4_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr1_Hi #define UMCCH4_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl2 #define UMCCH4_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr2_Lo #define UMCCH4_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr2_Hi #define UMCCH4_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl3 #define UMCCH4_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr3_Lo #define UMCCH4_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr3_Hi #define UMCCH4_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl4 #define UMCCH4_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr4_Lo #define UMCCH4_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr4_Hi #define UMCCH4_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl5 #define UMCCH4_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr5_Lo #define UMCCH4_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr5_Hi #define UMCCH4_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl6 #define UMCCH4_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr6_Lo #define UMCCH4_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr6_Hi #define UMCCH4_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl7 #define UMCCH4_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr7_Lo #define UMCCH4_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr7_Hi #define UMCCH4_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_1_PerfMonCtl8 #define UMCCH4_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH4_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH4_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH4_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH4_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH4_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH4_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH4_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH4_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH4_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH4_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH4_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH4_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH4_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH4_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH4_1_PerfMonCtr8_Lo #define UMCCH4_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_1_PerfMonCtr8_Hi #define UMCCH4_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH4_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH4_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH4_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch5_umcchdec //UMCCH5_1_BaseAddrCS0 #define UMCCH5_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH5_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH5_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH5_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH5_1_AddrMaskCS01 #define UMCCH5_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH5_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH5_1_AddrSelCS01 #define UMCCH5_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH5_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH5_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH5_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH5_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH5_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH5_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH5_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH5_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH5_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH5_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH5_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH5_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH5_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH5_1_AddrHashBank0 #define UMCCH5_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH5_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH5_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH5_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH5_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH5_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH5_1_AddrHashBank1 #define UMCCH5_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH5_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH5_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH5_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH5_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH5_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH5_1_AddrHashBank2 #define UMCCH5_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH5_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH5_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH5_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH5_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH5_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH5_1_AddrHashBank3 #define UMCCH5_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH5_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH5_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH5_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH5_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH5_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH5_1_AddrHashBank4 #define UMCCH5_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH5_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH5_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH5_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH5_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH5_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH5_1_AddrHashBank5 #define UMCCH5_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH5_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH5_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH5_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH5_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH5_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH5_1_EccErrCntSel #define UMCCH5_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH5_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH5_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH5_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH5_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH5_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH5_1_EccErrCnt #define UMCCH5_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH5_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH5_1_PerfMonCtlClk #define UMCCH5_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH5_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH5_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH5_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH5_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH5_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH5_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH5_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH5_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH5_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH5_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH5_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH5_1_PerfMonCtrClk_Lo #define UMCCH5_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtrClk_Hi #define UMCCH5_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH5_1_PerfMonCtl1 #define UMCCH5_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr1_Lo #define UMCCH5_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr1_Hi #define UMCCH5_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl2 #define UMCCH5_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr2_Lo #define UMCCH5_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr2_Hi #define UMCCH5_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl3 #define UMCCH5_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr3_Lo #define UMCCH5_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr3_Hi #define UMCCH5_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl4 #define UMCCH5_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr4_Lo #define UMCCH5_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr4_Hi #define UMCCH5_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl5 #define UMCCH5_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr5_Lo #define UMCCH5_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr5_Hi #define UMCCH5_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl6 #define UMCCH5_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr6_Lo #define UMCCH5_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr6_Hi #define UMCCH5_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl7 #define UMCCH5_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr7_Lo #define UMCCH5_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr7_Hi #define UMCCH5_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_1_PerfMonCtl8 #define UMCCH5_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH5_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH5_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH5_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH5_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH5_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH5_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH5_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH5_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH5_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH5_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH5_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH5_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH5_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH5_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH5_1_PerfMonCtr8_Lo #define UMCCH5_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_1_PerfMonCtr8_Hi #define UMCCH5_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH5_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH5_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH5_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch6_umcchdec //UMCCH6_1_BaseAddrCS0 #define UMCCH6_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH6_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH6_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH6_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH6_1_AddrMaskCS01 #define UMCCH6_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH6_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH6_1_AddrSelCS01 #define UMCCH6_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH6_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH6_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH6_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH6_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH6_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH6_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH6_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH6_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH6_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH6_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH6_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH6_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH6_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH6_1_AddrHashBank0 #define UMCCH6_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH6_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH6_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH6_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH6_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH6_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH6_1_AddrHashBank1 #define UMCCH6_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH6_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH6_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH6_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH6_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH6_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH6_1_AddrHashBank2 #define UMCCH6_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH6_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH6_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH6_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH6_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH6_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH6_1_AddrHashBank3 #define UMCCH6_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH6_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH6_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH6_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH6_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH6_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH6_1_AddrHashBank4 #define UMCCH6_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH6_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH6_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH6_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH6_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH6_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH6_1_AddrHashBank5 #define UMCCH6_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH6_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH6_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH6_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH6_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH6_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH6_1_EccErrCntSel #define UMCCH6_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH6_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH6_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH6_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH6_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH6_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH6_1_EccErrCnt #define UMCCH6_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH6_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH6_1_PerfMonCtlClk #define UMCCH6_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH6_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH6_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH6_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH6_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH6_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH6_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH6_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH6_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH6_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH6_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH6_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH6_1_PerfMonCtrClk_Lo #define UMCCH6_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtrClk_Hi #define UMCCH6_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH6_1_PerfMonCtl1 #define UMCCH6_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr1_Lo #define UMCCH6_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr1_Hi #define UMCCH6_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl2 #define UMCCH6_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr2_Lo #define UMCCH6_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr2_Hi #define UMCCH6_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl3 #define UMCCH6_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr3_Lo #define UMCCH6_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr3_Hi #define UMCCH6_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl4 #define UMCCH6_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr4_Lo #define UMCCH6_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr4_Hi #define UMCCH6_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl5 #define UMCCH6_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr5_Lo #define UMCCH6_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr5_Hi #define UMCCH6_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl6 #define UMCCH6_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr6_Lo #define UMCCH6_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr6_Hi #define UMCCH6_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl7 #define UMCCH6_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr7_Lo #define UMCCH6_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr7_Hi #define UMCCH6_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_1_PerfMonCtl8 #define UMCCH6_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH6_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH6_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH6_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH6_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH6_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH6_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH6_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH6_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH6_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH6_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH6_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH6_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH6_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH6_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH6_1_PerfMonCtr8_Lo #define UMCCH6_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_1_PerfMonCtr8_Hi #define UMCCH6_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH6_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH6_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH6_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc1_umcch7_umcchdec //UMCCH7_1_BaseAddrCS0 #define UMCCH7_1_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH7_1_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH7_1_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH7_1_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH7_1_AddrMaskCS01 #define UMCCH7_1_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH7_1_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH7_1_AddrSelCS01 #define UMCCH7_1_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH7_1_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH7_1_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH7_1_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH7_1_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH7_1_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH7_1_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH7_1_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH7_1_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH7_1_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH7_1_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH7_1_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH7_1_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH7_1_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH7_1_AddrHashBank0 #define UMCCH7_1_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH7_1_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH7_1_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH7_1_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH7_1_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH7_1_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH7_1_AddrHashBank1 #define UMCCH7_1_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH7_1_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH7_1_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH7_1_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH7_1_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH7_1_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH7_1_AddrHashBank2 #define UMCCH7_1_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH7_1_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH7_1_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH7_1_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH7_1_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH7_1_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH7_1_AddrHashBank3 #define UMCCH7_1_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH7_1_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH7_1_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH7_1_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH7_1_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH7_1_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH7_1_AddrHashBank4 #define UMCCH7_1_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH7_1_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH7_1_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH7_1_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH7_1_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH7_1_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH7_1_AddrHashBank5 #define UMCCH7_1_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH7_1_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH7_1_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH7_1_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH7_1_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH7_1_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH7_1_EccErrCntSel #define UMCCH7_1_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH7_1_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH7_1_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH7_1_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH7_1_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH7_1_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH7_1_EccErrCnt #define UMCCH7_1_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH7_1_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH7_1_PerfMonCtlClk #define UMCCH7_1_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH7_1_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH7_1_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH7_1_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH7_1_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH7_1_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH7_1_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH7_1_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH7_1_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH7_1_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH7_1_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH7_1_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH7_1_PerfMonCtrClk_Lo #define UMCCH7_1_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtrClk_Hi #define UMCCH7_1_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH7_1_PerfMonCtl1 #define UMCCH7_1_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr1_Lo #define UMCCH7_1_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr1_Hi #define UMCCH7_1_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl2 #define UMCCH7_1_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr2_Lo #define UMCCH7_1_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr2_Hi #define UMCCH7_1_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl3 #define UMCCH7_1_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr3_Lo #define UMCCH7_1_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr3_Hi #define UMCCH7_1_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl4 #define UMCCH7_1_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr4_Lo #define UMCCH7_1_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr4_Hi #define UMCCH7_1_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl5 #define UMCCH7_1_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr5_Lo #define UMCCH7_1_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr5_Hi #define UMCCH7_1_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl6 #define UMCCH7_1_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr6_Lo #define UMCCH7_1_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr6_Hi #define UMCCH7_1_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl7 #define UMCCH7_1_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr7_Lo #define UMCCH7_1_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr7_Hi #define UMCCH7_1_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_1_PerfMonCtl8 #define UMCCH7_1_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH7_1_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH7_1_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH7_1_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH7_1_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH7_1_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH7_1_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH7_1_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH7_1_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH7_1_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH7_1_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH7_1_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_1_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH7_1_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH7_1_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH7_1_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH7_1_PerfMonCtr8_Lo #define UMCCH7_1_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_1_PerfMonCtr8_Hi #define UMCCH7_1_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH7_1_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH7_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_1_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_1_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH7_1_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_1_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch0_umcchdec //UMCCH0_2_BaseAddrCS0 #define UMCCH0_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH0_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH0_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH0_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH0_2_AddrMaskCS01 #define UMCCH0_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH0_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH0_2_AddrSelCS01 #define UMCCH0_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH0_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH0_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH0_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH0_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH0_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH0_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH0_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH0_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH0_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH0_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH0_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH0_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH0_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH0_2_AddrHashBank0 #define UMCCH0_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH0_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH0_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH0_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH0_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH0_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH0_2_AddrHashBank1 #define UMCCH0_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH0_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH0_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH0_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH0_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH0_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH0_2_AddrHashBank2 #define UMCCH0_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH0_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH0_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH0_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH0_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH0_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH0_2_AddrHashBank3 #define UMCCH0_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH0_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH0_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH0_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH0_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH0_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH0_2_AddrHashBank4 #define UMCCH0_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH0_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH0_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH0_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH0_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH0_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH0_2_AddrHashBank5 #define UMCCH0_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH0_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH0_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH0_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH0_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH0_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH0_2_EccErrCntSel #define UMCCH0_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH0_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH0_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH0_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH0_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH0_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH0_2_EccErrCnt #define UMCCH0_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH0_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH0_2_PerfMonCtlClk #define UMCCH0_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH0_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH0_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH0_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH0_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH0_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH0_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH0_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH0_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH0_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH0_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH0_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH0_2_PerfMonCtrClk_Lo #define UMCCH0_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtrClk_Hi #define UMCCH0_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH0_2_PerfMonCtl1 #define UMCCH0_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr1_Lo #define UMCCH0_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr1_Hi #define UMCCH0_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl2 #define UMCCH0_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr2_Lo #define UMCCH0_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr2_Hi #define UMCCH0_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl3 #define UMCCH0_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr3_Lo #define UMCCH0_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr3_Hi #define UMCCH0_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl4 #define UMCCH0_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr4_Lo #define UMCCH0_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr4_Hi #define UMCCH0_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl5 #define UMCCH0_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr5_Lo #define UMCCH0_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr5_Hi #define UMCCH0_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl6 #define UMCCH0_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr6_Lo #define UMCCH0_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr6_Hi #define UMCCH0_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl7 #define UMCCH0_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr7_Lo #define UMCCH0_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr7_Hi #define UMCCH0_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_2_PerfMonCtl8 #define UMCCH0_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH0_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH0_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH0_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH0_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH0_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH0_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH0_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH0_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH0_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH0_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH0_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH0_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH0_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH0_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH0_2_PerfMonCtr8_Lo #define UMCCH0_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_2_PerfMonCtr8_Hi #define UMCCH0_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH0_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH0_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH0_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch1_umcchdec //UMCCH1_2_BaseAddrCS0 #define UMCCH1_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH1_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH1_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH1_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH1_2_AddrMaskCS01 #define UMCCH1_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH1_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH1_2_AddrSelCS01 #define UMCCH1_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH1_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH1_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH1_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH1_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH1_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH1_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH1_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH1_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH1_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH1_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH1_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH1_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH1_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH1_2_AddrHashBank0 #define UMCCH1_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH1_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH1_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH1_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH1_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH1_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH1_2_AddrHashBank1 #define UMCCH1_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH1_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH1_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH1_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH1_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH1_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH1_2_AddrHashBank2 #define UMCCH1_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH1_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH1_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH1_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH1_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH1_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH1_2_AddrHashBank3 #define UMCCH1_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH1_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH1_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH1_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH1_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH1_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH1_2_AddrHashBank4 #define UMCCH1_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH1_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH1_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH1_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH1_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH1_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH1_2_AddrHashBank5 #define UMCCH1_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH1_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH1_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH1_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH1_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH1_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH1_2_EccErrCntSel #define UMCCH1_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH1_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH1_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH1_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH1_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH1_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH1_2_EccErrCnt #define UMCCH1_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH1_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH1_2_PerfMonCtlClk #define UMCCH1_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH1_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH1_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH1_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH1_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH1_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH1_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH1_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH1_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH1_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH1_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH1_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH1_2_PerfMonCtrClk_Lo #define UMCCH1_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtrClk_Hi #define UMCCH1_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH1_2_PerfMonCtl1 #define UMCCH1_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr1_Lo #define UMCCH1_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr1_Hi #define UMCCH1_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl2 #define UMCCH1_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr2_Lo #define UMCCH1_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr2_Hi #define UMCCH1_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl3 #define UMCCH1_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr3_Lo #define UMCCH1_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr3_Hi #define UMCCH1_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl4 #define UMCCH1_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr4_Lo #define UMCCH1_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr4_Hi #define UMCCH1_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl5 #define UMCCH1_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr5_Lo #define UMCCH1_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr5_Hi #define UMCCH1_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl6 #define UMCCH1_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr6_Lo #define UMCCH1_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr6_Hi #define UMCCH1_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl7 #define UMCCH1_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr7_Lo #define UMCCH1_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr7_Hi #define UMCCH1_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_2_PerfMonCtl8 #define UMCCH1_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH1_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH1_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH1_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH1_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH1_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH1_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH1_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH1_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH1_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH1_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH1_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH1_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH1_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH1_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH1_2_PerfMonCtr8_Lo #define UMCCH1_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_2_PerfMonCtr8_Hi #define UMCCH1_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH1_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH1_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH1_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch2_umcchdec //UMCCH2_2_BaseAddrCS0 #define UMCCH2_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH2_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH2_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH2_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH2_2_AddrMaskCS01 #define UMCCH2_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH2_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH2_2_AddrSelCS01 #define UMCCH2_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH2_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH2_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH2_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH2_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH2_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH2_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH2_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH2_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH2_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH2_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH2_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH2_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH2_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH2_2_AddrHashBank0 #define UMCCH2_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH2_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH2_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH2_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH2_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH2_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH2_2_AddrHashBank1 #define UMCCH2_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH2_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH2_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH2_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH2_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH2_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH2_2_AddrHashBank2 #define UMCCH2_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH2_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH2_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH2_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH2_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH2_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH2_2_AddrHashBank3 #define UMCCH2_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH2_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH2_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH2_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH2_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH2_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH2_2_AddrHashBank4 #define UMCCH2_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH2_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH2_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH2_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH2_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH2_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH2_2_AddrHashBank5 #define UMCCH2_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH2_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH2_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH2_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH2_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH2_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH2_2_EccErrCntSel #define UMCCH2_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH2_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH2_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH2_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH2_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH2_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH2_2_EccErrCnt #define UMCCH2_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH2_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH2_2_PerfMonCtlClk #define UMCCH2_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH2_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH2_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH2_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH2_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH2_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH2_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH2_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH2_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH2_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH2_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH2_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH2_2_PerfMonCtrClk_Lo #define UMCCH2_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtrClk_Hi #define UMCCH2_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH2_2_PerfMonCtl1 #define UMCCH2_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr1_Lo #define UMCCH2_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr1_Hi #define UMCCH2_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl2 #define UMCCH2_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr2_Lo #define UMCCH2_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr2_Hi #define UMCCH2_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl3 #define UMCCH2_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr3_Lo #define UMCCH2_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr3_Hi #define UMCCH2_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl4 #define UMCCH2_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr4_Lo #define UMCCH2_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr4_Hi #define UMCCH2_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl5 #define UMCCH2_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr5_Lo #define UMCCH2_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr5_Hi #define UMCCH2_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl6 #define UMCCH2_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr6_Lo #define UMCCH2_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr6_Hi #define UMCCH2_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl7 #define UMCCH2_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr7_Lo #define UMCCH2_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr7_Hi #define UMCCH2_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_2_PerfMonCtl8 #define UMCCH2_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH2_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH2_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH2_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH2_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH2_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH2_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH2_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH2_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH2_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH2_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH2_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH2_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH2_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH2_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH2_2_PerfMonCtr8_Lo #define UMCCH2_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_2_PerfMonCtr8_Hi #define UMCCH2_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH2_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH2_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH2_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch3_umcchdec //UMCCH3_2_BaseAddrCS0 #define UMCCH3_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH3_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH3_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH3_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH3_2_AddrMaskCS01 #define UMCCH3_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH3_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH3_2_AddrSelCS01 #define UMCCH3_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH3_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH3_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH3_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH3_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH3_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH3_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH3_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH3_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH3_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH3_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH3_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH3_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH3_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH3_2_AddrHashBank0 #define UMCCH3_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH3_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH3_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH3_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH3_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH3_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH3_2_AddrHashBank1 #define UMCCH3_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH3_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH3_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH3_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH3_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH3_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH3_2_AddrHashBank2 #define UMCCH3_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH3_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH3_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH3_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH3_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH3_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH3_2_AddrHashBank3 #define UMCCH3_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH3_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH3_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH3_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH3_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH3_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH3_2_AddrHashBank4 #define UMCCH3_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH3_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH3_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH3_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH3_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH3_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH3_2_AddrHashBank5 #define UMCCH3_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH3_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH3_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH3_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH3_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH3_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH3_2_EccErrCntSel #define UMCCH3_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH3_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH3_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH3_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH3_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH3_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH3_2_EccErrCnt #define UMCCH3_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH3_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH3_2_PerfMonCtlClk #define UMCCH3_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH3_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH3_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH3_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH3_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH3_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH3_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH3_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH3_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH3_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH3_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH3_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH3_2_PerfMonCtrClk_Lo #define UMCCH3_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtrClk_Hi #define UMCCH3_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH3_2_PerfMonCtl1 #define UMCCH3_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr1_Lo #define UMCCH3_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr1_Hi #define UMCCH3_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl2 #define UMCCH3_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr2_Lo #define UMCCH3_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr2_Hi #define UMCCH3_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl3 #define UMCCH3_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr3_Lo #define UMCCH3_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr3_Hi #define UMCCH3_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl4 #define UMCCH3_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr4_Lo #define UMCCH3_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr4_Hi #define UMCCH3_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl5 #define UMCCH3_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr5_Lo #define UMCCH3_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr5_Hi #define UMCCH3_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl6 #define UMCCH3_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr6_Lo #define UMCCH3_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr6_Hi #define UMCCH3_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl7 #define UMCCH3_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr7_Lo #define UMCCH3_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr7_Hi #define UMCCH3_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_2_PerfMonCtl8 #define UMCCH3_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH3_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH3_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH3_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH3_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH3_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH3_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH3_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH3_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH3_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH3_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH3_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH3_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH3_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH3_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH3_2_PerfMonCtr8_Lo #define UMCCH3_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_2_PerfMonCtr8_Hi #define UMCCH3_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH3_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH3_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH3_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch4_umcchdec //UMCCH4_2_BaseAddrCS0 #define UMCCH4_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH4_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH4_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH4_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH4_2_AddrMaskCS01 #define UMCCH4_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH4_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH4_2_AddrSelCS01 #define UMCCH4_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH4_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH4_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH4_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH4_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH4_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH4_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH4_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH4_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH4_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH4_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH4_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH4_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH4_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH4_2_AddrHashBank0 #define UMCCH4_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH4_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH4_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH4_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH4_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH4_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH4_2_AddrHashBank1 #define UMCCH4_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH4_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH4_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH4_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH4_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH4_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH4_2_AddrHashBank2 #define UMCCH4_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH4_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH4_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH4_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH4_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH4_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH4_2_AddrHashBank3 #define UMCCH4_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH4_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH4_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH4_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH4_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH4_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH4_2_AddrHashBank4 #define UMCCH4_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH4_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH4_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH4_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH4_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH4_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH4_2_AddrHashBank5 #define UMCCH4_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH4_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH4_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH4_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH4_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH4_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH4_2_EccErrCntSel #define UMCCH4_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH4_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH4_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH4_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH4_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH4_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH4_2_EccErrCnt #define UMCCH4_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH4_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH4_2_PerfMonCtlClk #define UMCCH4_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH4_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH4_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH4_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH4_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH4_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH4_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH4_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH4_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH4_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH4_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH4_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH4_2_PerfMonCtrClk_Lo #define UMCCH4_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtrClk_Hi #define UMCCH4_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH4_2_PerfMonCtl1 #define UMCCH4_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr1_Lo #define UMCCH4_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr1_Hi #define UMCCH4_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl2 #define UMCCH4_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr2_Lo #define UMCCH4_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr2_Hi #define UMCCH4_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl3 #define UMCCH4_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr3_Lo #define UMCCH4_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr3_Hi #define UMCCH4_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl4 #define UMCCH4_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr4_Lo #define UMCCH4_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr4_Hi #define UMCCH4_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl5 #define UMCCH4_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr5_Lo #define UMCCH4_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr5_Hi #define UMCCH4_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl6 #define UMCCH4_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr6_Lo #define UMCCH4_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr6_Hi #define UMCCH4_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl7 #define UMCCH4_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr7_Lo #define UMCCH4_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr7_Hi #define UMCCH4_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_2_PerfMonCtl8 #define UMCCH4_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH4_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH4_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH4_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH4_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH4_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH4_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH4_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH4_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH4_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH4_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH4_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH4_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH4_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH4_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH4_2_PerfMonCtr8_Lo #define UMCCH4_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_2_PerfMonCtr8_Hi #define UMCCH4_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH4_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH4_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH4_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch5_umcchdec //UMCCH5_2_BaseAddrCS0 #define UMCCH5_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH5_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH5_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH5_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH5_2_AddrMaskCS01 #define UMCCH5_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH5_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH5_2_AddrSelCS01 #define UMCCH5_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH5_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH5_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH5_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH5_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH5_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH5_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH5_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH5_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH5_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH5_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH5_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH5_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH5_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH5_2_AddrHashBank0 #define UMCCH5_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH5_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH5_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH5_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH5_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH5_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH5_2_AddrHashBank1 #define UMCCH5_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH5_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH5_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH5_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH5_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH5_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH5_2_AddrHashBank2 #define UMCCH5_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH5_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH5_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH5_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH5_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH5_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH5_2_AddrHashBank3 #define UMCCH5_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH5_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH5_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH5_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH5_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH5_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH5_2_AddrHashBank4 #define UMCCH5_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH5_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH5_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH5_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH5_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH5_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH5_2_AddrHashBank5 #define UMCCH5_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH5_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH5_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH5_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH5_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH5_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH5_2_EccErrCntSel #define UMCCH5_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH5_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH5_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH5_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH5_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH5_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH5_2_EccErrCnt #define UMCCH5_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH5_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH5_2_PerfMonCtlClk #define UMCCH5_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH5_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH5_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH5_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH5_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH5_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH5_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH5_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH5_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH5_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH5_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH5_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH5_2_PerfMonCtrClk_Lo #define UMCCH5_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtrClk_Hi #define UMCCH5_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH5_2_PerfMonCtl1 #define UMCCH5_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr1_Lo #define UMCCH5_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr1_Hi #define UMCCH5_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl2 #define UMCCH5_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr2_Lo #define UMCCH5_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr2_Hi #define UMCCH5_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl3 #define UMCCH5_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr3_Lo #define UMCCH5_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr3_Hi #define UMCCH5_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl4 #define UMCCH5_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr4_Lo #define UMCCH5_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr4_Hi #define UMCCH5_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl5 #define UMCCH5_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr5_Lo #define UMCCH5_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr5_Hi #define UMCCH5_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl6 #define UMCCH5_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr6_Lo #define UMCCH5_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr6_Hi #define UMCCH5_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl7 #define UMCCH5_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr7_Lo #define UMCCH5_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr7_Hi #define UMCCH5_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_2_PerfMonCtl8 #define UMCCH5_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH5_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH5_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH5_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH5_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH5_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH5_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH5_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH5_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH5_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH5_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH5_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH5_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH5_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH5_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH5_2_PerfMonCtr8_Lo #define UMCCH5_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_2_PerfMonCtr8_Hi #define UMCCH5_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH5_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH5_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH5_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch6_umcchdec //UMCCH6_2_BaseAddrCS0 #define UMCCH6_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH6_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH6_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH6_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH6_2_AddrMaskCS01 #define UMCCH6_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH6_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH6_2_AddrSelCS01 #define UMCCH6_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH6_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH6_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH6_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH6_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH6_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH6_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH6_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH6_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH6_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH6_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH6_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH6_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH6_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH6_2_AddrHashBank0 #define UMCCH6_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH6_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH6_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH6_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH6_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH6_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH6_2_AddrHashBank1 #define UMCCH6_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH6_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH6_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH6_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH6_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH6_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH6_2_AddrHashBank2 #define UMCCH6_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH6_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH6_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH6_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH6_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH6_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH6_2_AddrHashBank3 #define UMCCH6_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH6_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH6_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH6_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH6_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH6_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH6_2_AddrHashBank4 #define UMCCH6_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH6_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH6_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH6_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH6_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH6_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH6_2_AddrHashBank5 #define UMCCH6_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH6_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH6_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH6_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH6_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH6_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH6_2_EccErrCntSel #define UMCCH6_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH6_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH6_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH6_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH6_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH6_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH6_2_EccErrCnt #define UMCCH6_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH6_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH6_2_PerfMonCtlClk #define UMCCH6_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH6_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH6_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH6_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH6_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH6_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH6_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH6_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH6_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH6_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH6_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH6_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH6_2_PerfMonCtrClk_Lo #define UMCCH6_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtrClk_Hi #define UMCCH6_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH6_2_PerfMonCtl1 #define UMCCH6_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr1_Lo #define UMCCH6_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr1_Hi #define UMCCH6_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl2 #define UMCCH6_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr2_Lo #define UMCCH6_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr2_Hi #define UMCCH6_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl3 #define UMCCH6_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr3_Lo #define UMCCH6_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr3_Hi #define UMCCH6_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl4 #define UMCCH6_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr4_Lo #define UMCCH6_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr4_Hi #define UMCCH6_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl5 #define UMCCH6_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr5_Lo #define UMCCH6_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr5_Hi #define UMCCH6_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl6 #define UMCCH6_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr6_Lo #define UMCCH6_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr6_Hi #define UMCCH6_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl7 #define UMCCH6_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr7_Lo #define UMCCH6_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr7_Hi #define UMCCH6_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_2_PerfMonCtl8 #define UMCCH6_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH6_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH6_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH6_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH6_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH6_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH6_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH6_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH6_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH6_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH6_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH6_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH6_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH6_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH6_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH6_2_PerfMonCtr8_Lo #define UMCCH6_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_2_PerfMonCtr8_Hi #define UMCCH6_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH6_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH6_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH6_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc2_umcch7_umcchdec //UMCCH7_2_BaseAddrCS0 #define UMCCH7_2_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH7_2_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH7_2_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH7_2_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH7_2_AddrMaskCS01 #define UMCCH7_2_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH7_2_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH7_2_AddrSelCS01 #define UMCCH7_2_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH7_2_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH7_2_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH7_2_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH7_2_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH7_2_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH7_2_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH7_2_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH7_2_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH7_2_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH7_2_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH7_2_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH7_2_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH7_2_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH7_2_AddrHashBank0 #define UMCCH7_2_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH7_2_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH7_2_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH7_2_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH7_2_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH7_2_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH7_2_AddrHashBank1 #define UMCCH7_2_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH7_2_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH7_2_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH7_2_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH7_2_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH7_2_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH7_2_AddrHashBank2 #define UMCCH7_2_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH7_2_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH7_2_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH7_2_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH7_2_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH7_2_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH7_2_AddrHashBank3 #define UMCCH7_2_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH7_2_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH7_2_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH7_2_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH7_2_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH7_2_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH7_2_AddrHashBank4 #define UMCCH7_2_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH7_2_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH7_2_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH7_2_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH7_2_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH7_2_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH7_2_AddrHashBank5 #define UMCCH7_2_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH7_2_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH7_2_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH7_2_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH7_2_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH7_2_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH7_2_EccErrCntSel #define UMCCH7_2_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH7_2_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH7_2_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH7_2_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH7_2_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH7_2_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH7_2_EccErrCnt #define UMCCH7_2_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH7_2_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH7_2_PerfMonCtlClk #define UMCCH7_2_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH7_2_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH7_2_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH7_2_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH7_2_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH7_2_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH7_2_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH7_2_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH7_2_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH7_2_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH7_2_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH7_2_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH7_2_PerfMonCtrClk_Lo #define UMCCH7_2_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtrClk_Hi #define UMCCH7_2_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH7_2_PerfMonCtl1 #define UMCCH7_2_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr1_Lo #define UMCCH7_2_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr1_Hi #define UMCCH7_2_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl2 #define UMCCH7_2_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr2_Lo #define UMCCH7_2_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr2_Hi #define UMCCH7_2_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl3 #define UMCCH7_2_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr3_Lo #define UMCCH7_2_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr3_Hi #define UMCCH7_2_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl4 #define UMCCH7_2_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr4_Lo #define UMCCH7_2_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr4_Hi #define UMCCH7_2_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl5 #define UMCCH7_2_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr5_Lo #define UMCCH7_2_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr5_Hi #define UMCCH7_2_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl6 #define UMCCH7_2_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr6_Lo #define UMCCH7_2_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr6_Hi #define UMCCH7_2_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl7 #define UMCCH7_2_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr7_Lo #define UMCCH7_2_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr7_Hi #define UMCCH7_2_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_2_PerfMonCtl8 #define UMCCH7_2_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH7_2_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH7_2_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH7_2_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH7_2_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH7_2_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH7_2_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH7_2_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH7_2_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH7_2_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH7_2_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH7_2_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_2_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH7_2_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH7_2_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH7_2_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH7_2_PerfMonCtr8_Lo #define UMCCH7_2_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_2_PerfMonCtr8_Hi #define UMCCH7_2_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH7_2_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH7_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_2_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_2_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH7_2_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_2_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch0_umcchdec //UMCCH0_3_BaseAddrCS0 #define UMCCH0_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH0_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH0_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH0_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH0_3_AddrMaskCS01 #define UMCCH0_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH0_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH0_3_AddrSelCS01 #define UMCCH0_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH0_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH0_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH0_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH0_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH0_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH0_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH0_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH0_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH0_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH0_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH0_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH0_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH0_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH0_3_AddrHashBank0 #define UMCCH0_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH0_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH0_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH0_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH0_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH0_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH0_3_AddrHashBank1 #define UMCCH0_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH0_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH0_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH0_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH0_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH0_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH0_3_AddrHashBank2 #define UMCCH0_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH0_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH0_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH0_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH0_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH0_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH0_3_AddrHashBank3 #define UMCCH0_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH0_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH0_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH0_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH0_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH0_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH0_3_AddrHashBank4 #define UMCCH0_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH0_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH0_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH0_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH0_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH0_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH0_3_AddrHashBank5 #define UMCCH0_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH0_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH0_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH0_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH0_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH0_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH0_3_EccErrCntSel #define UMCCH0_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH0_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH0_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH0_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH0_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH0_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH0_3_EccErrCnt #define UMCCH0_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH0_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH0_3_PerfMonCtlClk #define UMCCH0_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH0_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH0_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH0_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH0_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH0_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH0_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH0_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH0_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH0_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH0_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH0_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH0_3_PerfMonCtrClk_Lo #define UMCCH0_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtrClk_Hi #define UMCCH0_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH0_3_PerfMonCtl1 #define UMCCH0_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr1_Lo #define UMCCH0_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr1_Hi #define UMCCH0_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl2 #define UMCCH0_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr2_Lo #define UMCCH0_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr2_Hi #define UMCCH0_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl3 #define UMCCH0_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr3_Lo #define UMCCH0_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr3_Hi #define UMCCH0_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl4 #define UMCCH0_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr4_Lo #define UMCCH0_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr4_Hi #define UMCCH0_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl5 #define UMCCH0_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr5_Lo #define UMCCH0_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr5_Hi #define UMCCH0_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl6 #define UMCCH0_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr6_Lo #define UMCCH0_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr6_Hi #define UMCCH0_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl7 #define UMCCH0_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr7_Lo #define UMCCH0_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr7_Hi #define UMCCH0_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH0_3_PerfMonCtl8 #define UMCCH0_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH0_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH0_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH0_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH0_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH0_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH0_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH0_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH0_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH0_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH0_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH0_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH0_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH0_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH0_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH0_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH0_3_PerfMonCtr8_Lo #define UMCCH0_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH0_3_PerfMonCtr8_Hi #define UMCCH0_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH0_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH0_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH0_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH0_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH0_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH0_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH0_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch1_umcchdec //UMCCH1_3_BaseAddrCS0 #define UMCCH1_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH1_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH1_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH1_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH1_3_AddrMaskCS01 #define UMCCH1_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH1_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH1_3_AddrSelCS01 #define UMCCH1_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH1_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH1_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH1_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH1_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH1_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH1_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH1_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH1_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH1_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH1_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH1_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH1_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH1_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH1_3_AddrHashBank0 #define UMCCH1_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH1_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH1_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH1_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH1_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH1_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH1_3_AddrHashBank1 #define UMCCH1_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH1_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH1_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH1_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH1_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH1_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH1_3_AddrHashBank2 #define UMCCH1_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH1_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH1_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH1_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH1_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH1_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH1_3_AddrHashBank3 #define UMCCH1_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH1_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH1_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH1_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH1_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH1_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH1_3_AddrHashBank4 #define UMCCH1_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH1_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH1_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH1_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH1_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH1_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH1_3_AddrHashBank5 #define UMCCH1_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH1_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH1_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH1_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH1_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH1_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH1_3_EccErrCntSel #define UMCCH1_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH1_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH1_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH1_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH1_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH1_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH1_3_EccErrCnt #define UMCCH1_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH1_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH1_3_PerfMonCtlClk #define UMCCH1_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH1_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH1_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH1_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH1_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH1_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH1_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH1_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH1_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH1_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH1_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH1_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH1_3_PerfMonCtrClk_Lo #define UMCCH1_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtrClk_Hi #define UMCCH1_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH1_3_PerfMonCtl1 #define UMCCH1_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr1_Lo #define UMCCH1_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr1_Hi #define UMCCH1_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl2 #define UMCCH1_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr2_Lo #define UMCCH1_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr2_Hi #define UMCCH1_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl3 #define UMCCH1_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr3_Lo #define UMCCH1_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr3_Hi #define UMCCH1_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl4 #define UMCCH1_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr4_Lo #define UMCCH1_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr4_Hi #define UMCCH1_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl5 #define UMCCH1_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr5_Lo #define UMCCH1_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr5_Hi #define UMCCH1_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl6 #define UMCCH1_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr6_Lo #define UMCCH1_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr6_Hi #define UMCCH1_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl7 #define UMCCH1_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr7_Lo #define UMCCH1_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr7_Hi #define UMCCH1_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH1_3_PerfMonCtl8 #define UMCCH1_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH1_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH1_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH1_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH1_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH1_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH1_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH1_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH1_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH1_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH1_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH1_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH1_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH1_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH1_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH1_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH1_3_PerfMonCtr8_Lo #define UMCCH1_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH1_3_PerfMonCtr8_Hi #define UMCCH1_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH1_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH1_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH1_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH1_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH1_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH1_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH1_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch2_umcchdec //UMCCH2_3_BaseAddrCS0 #define UMCCH2_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH2_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH2_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH2_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH2_3_AddrMaskCS01 #define UMCCH2_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH2_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH2_3_AddrSelCS01 #define UMCCH2_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH2_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH2_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH2_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH2_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH2_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH2_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH2_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH2_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH2_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH2_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH2_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH2_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH2_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH2_3_AddrHashBank0 #define UMCCH2_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH2_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH2_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH2_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH2_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH2_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH2_3_AddrHashBank1 #define UMCCH2_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH2_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH2_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH2_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH2_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH2_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH2_3_AddrHashBank2 #define UMCCH2_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH2_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH2_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH2_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH2_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH2_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH2_3_AddrHashBank3 #define UMCCH2_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH2_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH2_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH2_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH2_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH2_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH2_3_AddrHashBank4 #define UMCCH2_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH2_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH2_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH2_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH2_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH2_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH2_3_AddrHashBank5 #define UMCCH2_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH2_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH2_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH2_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH2_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH2_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH2_3_EccErrCntSel #define UMCCH2_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH2_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH2_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH2_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH2_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH2_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH2_3_EccErrCnt #define UMCCH2_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH2_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH2_3_PerfMonCtlClk #define UMCCH2_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH2_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH2_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH2_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH2_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH2_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH2_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH2_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH2_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH2_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH2_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH2_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH2_3_PerfMonCtrClk_Lo #define UMCCH2_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtrClk_Hi #define UMCCH2_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH2_3_PerfMonCtl1 #define UMCCH2_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr1_Lo #define UMCCH2_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr1_Hi #define UMCCH2_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl2 #define UMCCH2_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr2_Lo #define UMCCH2_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr2_Hi #define UMCCH2_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl3 #define UMCCH2_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr3_Lo #define UMCCH2_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr3_Hi #define UMCCH2_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl4 #define UMCCH2_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr4_Lo #define UMCCH2_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr4_Hi #define UMCCH2_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl5 #define UMCCH2_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr5_Lo #define UMCCH2_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr5_Hi #define UMCCH2_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl6 #define UMCCH2_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr6_Lo #define UMCCH2_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr6_Hi #define UMCCH2_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl7 #define UMCCH2_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr7_Lo #define UMCCH2_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr7_Hi #define UMCCH2_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH2_3_PerfMonCtl8 #define UMCCH2_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH2_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH2_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH2_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH2_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH2_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH2_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH2_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH2_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH2_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH2_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH2_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH2_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH2_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH2_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH2_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH2_3_PerfMonCtr8_Lo #define UMCCH2_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH2_3_PerfMonCtr8_Hi #define UMCCH2_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH2_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH2_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH2_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH2_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH2_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH2_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH2_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch3_umcchdec //UMCCH3_3_BaseAddrCS0 #define UMCCH3_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH3_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH3_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH3_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH3_3_AddrMaskCS01 #define UMCCH3_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH3_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH3_3_AddrSelCS01 #define UMCCH3_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH3_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH3_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH3_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH3_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH3_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH3_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH3_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH3_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH3_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH3_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH3_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH3_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH3_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH3_3_AddrHashBank0 #define UMCCH3_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH3_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH3_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH3_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH3_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH3_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH3_3_AddrHashBank1 #define UMCCH3_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH3_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH3_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH3_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH3_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH3_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH3_3_AddrHashBank2 #define UMCCH3_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH3_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH3_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH3_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH3_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH3_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH3_3_AddrHashBank3 #define UMCCH3_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH3_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH3_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH3_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH3_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH3_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH3_3_AddrHashBank4 #define UMCCH3_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH3_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH3_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH3_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH3_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH3_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH3_3_AddrHashBank5 #define UMCCH3_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH3_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH3_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH3_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH3_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH3_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH3_3_EccErrCntSel #define UMCCH3_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH3_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH3_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH3_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH3_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH3_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH3_3_EccErrCnt #define UMCCH3_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH3_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH3_3_PerfMonCtlClk #define UMCCH3_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH3_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH3_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH3_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH3_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH3_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH3_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH3_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH3_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH3_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH3_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH3_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH3_3_PerfMonCtrClk_Lo #define UMCCH3_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtrClk_Hi #define UMCCH3_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH3_3_PerfMonCtl1 #define UMCCH3_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr1_Lo #define UMCCH3_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr1_Hi #define UMCCH3_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl2 #define UMCCH3_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr2_Lo #define UMCCH3_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr2_Hi #define UMCCH3_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl3 #define UMCCH3_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr3_Lo #define UMCCH3_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr3_Hi #define UMCCH3_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl4 #define UMCCH3_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr4_Lo #define UMCCH3_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr4_Hi #define UMCCH3_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl5 #define UMCCH3_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr5_Lo #define UMCCH3_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr5_Hi #define UMCCH3_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl6 #define UMCCH3_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr6_Lo #define UMCCH3_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr6_Hi #define UMCCH3_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl7 #define UMCCH3_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr7_Lo #define UMCCH3_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr7_Hi #define UMCCH3_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH3_3_PerfMonCtl8 #define UMCCH3_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH3_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH3_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH3_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH3_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH3_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH3_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH3_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH3_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH3_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH3_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH3_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH3_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH3_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH3_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH3_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH3_3_PerfMonCtr8_Lo #define UMCCH3_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH3_3_PerfMonCtr8_Hi #define UMCCH3_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH3_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH3_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH3_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH3_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH3_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH3_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH3_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch4_umcchdec //UMCCH4_3_BaseAddrCS0 #define UMCCH4_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH4_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH4_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH4_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH4_3_AddrMaskCS01 #define UMCCH4_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH4_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH4_3_AddrSelCS01 #define UMCCH4_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH4_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH4_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH4_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH4_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH4_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH4_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH4_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH4_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH4_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH4_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH4_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH4_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH4_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH4_3_AddrHashBank0 #define UMCCH4_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH4_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH4_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH4_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH4_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH4_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH4_3_AddrHashBank1 #define UMCCH4_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH4_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH4_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH4_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH4_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH4_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH4_3_AddrHashBank2 #define UMCCH4_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH4_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH4_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH4_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH4_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH4_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH4_3_AddrHashBank3 #define UMCCH4_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH4_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH4_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH4_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH4_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH4_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH4_3_AddrHashBank4 #define UMCCH4_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH4_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH4_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH4_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH4_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH4_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH4_3_AddrHashBank5 #define UMCCH4_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH4_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH4_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH4_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH4_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH4_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH4_3_EccErrCntSel #define UMCCH4_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH4_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH4_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH4_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH4_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH4_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH4_3_EccErrCnt #define UMCCH4_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH4_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH4_3_PerfMonCtlClk #define UMCCH4_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH4_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH4_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH4_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH4_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH4_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH4_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH4_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH4_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH4_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH4_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH4_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH4_3_PerfMonCtrClk_Lo #define UMCCH4_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtrClk_Hi #define UMCCH4_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH4_3_PerfMonCtl1 #define UMCCH4_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr1_Lo #define UMCCH4_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr1_Hi #define UMCCH4_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl2 #define UMCCH4_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr2_Lo #define UMCCH4_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr2_Hi #define UMCCH4_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl3 #define UMCCH4_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr3_Lo #define UMCCH4_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr3_Hi #define UMCCH4_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl4 #define UMCCH4_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr4_Lo #define UMCCH4_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr4_Hi #define UMCCH4_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl5 #define UMCCH4_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr5_Lo #define UMCCH4_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr5_Hi #define UMCCH4_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl6 #define UMCCH4_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr6_Lo #define UMCCH4_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr6_Hi #define UMCCH4_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl7 #define UMCCH4_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr7_Lo #define UMCCH4_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr7_Hi #define UMCCH4_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH4_3_PerfMonCtl8 #define UMCCH4_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH4_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH4_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH4_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH4_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH4_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH4_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH4_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH4_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH4_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH4_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH4_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH4_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH4_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH4_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH4_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH4_3_PerfMonCtr8_Lo #define UMCCH4_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH4_3_PerfMonCtr8_Hi #define UMCCH4_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH4_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH4_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH4_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH4_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH4_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH4_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH4_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch5_umcchdec //UMCCH5_3_BaseAddrCS0 #define UMCCH5_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH5_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH5_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH5_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH5_3_AddrMaskCS01 #define UMCCH5_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH5_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH5_3_AddrSelCS01 #define UMCCH5_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH5_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH5_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH5_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH5_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH5_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH5_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH5_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH5_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH5_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH5_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH5_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH5_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH5_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH5_3_AddrHashBank0 #define UMCCH5_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH5_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH5_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH5_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH5_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH5_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH5_3_AddrHashBank1 #define UMCCH5_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH5_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH5_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH5_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH5_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH5_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH5_3_AddrHashBank2 #define UMCCH5_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH5_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH5_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH5_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH5_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH5_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH5_3_AddrHashBank3 #define UMCCH5_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH5_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH5_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH5_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH5_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH5_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH5_3_AddrHashBank4 #define UMCCH5_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH5_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH5_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH5_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH5_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH5_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH5_3_AddrHashBank5 #define UMCCH5_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH5_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH5_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH5_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH5_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH5_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH5_3_EccErrCntSel #define UMCCH5_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH5_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH5_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH5_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH5_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH5_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH5_3_EccErrCnt #define UMCCH5_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH5_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH5_3_PerfMonCtlClk #define UMCCH5_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH5_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH5_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH5_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH5_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH5_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH5_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH5_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH5_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH5_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH5_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH5_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH5_3_PerfMonCtrClk_Lo #define UMCCH5_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtrClk_Hi #define UMCCH5_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH5_3_PerfMonCtl1 #define UMCCH5_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr1_Lo #define UMCCH5_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr1_Hi #define UMCCH5_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl2 #define UMCCH5_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr2_Lo #define UMCCH5_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr2_Hi #define UMCCH5_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl3 #define UMCCH5_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr3_Lo #define UMCCH5_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr3_Hi #define UMCCH5_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl4 #define UMCCH5_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr4_Lo #define UMCCH5_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr4_Hi #define UMCCH5_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl5 #define UMCCH5_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr5_Lo #define UMCCH5_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr5_Hi #define UMCCH5_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl6 #define UMCCH5_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr6_Lo #define UMCCH5_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr6_Hi #define UMCCH5_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl7 #define UMCCH5_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr7_Lo #define UMCCH5_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr7_Hi #define UMCCH5_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH5_3_PerfMonCtl8 #define UMCCH5_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH5_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH5_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH5_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH5_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH5_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH5_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH5_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH5_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH5_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH5_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH5_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH5_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH5_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH5_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH5_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH5_3_PerfMonCtr8_Lo #define UMCCH5_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH5_3_PerfMonCtr8_Hi #define UMCCH5_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH5_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH5_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH5_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH5_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH5_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH5_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH5_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch6_umcchdec //UMCCH6_3_BaseAddrCS0 #define UMCCH6_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH6_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH6_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH6_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH6_3_AddrMaskCS01 #define UMCCH6_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH6_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH6_3_AddrSelCS01 #define UMCCH6_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH6_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH6_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH6_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH6_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH6_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH6_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH6_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH6_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH6_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH6_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH6_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH6_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH6_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH6_3_AddrHashBank0 #define UMCCH6_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH6_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH6_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH6_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH6_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH6_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH6_3_AddrHashBank1 #define UMCCH6_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH6_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH6_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH6_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH6_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH6_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH6_3_AddrHashBank2 #define UMCCH6_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH6_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH6_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH6_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH6_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH6_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH6_3_AddrHashBank3 #define UMCCH6_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH6_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH6_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH6_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH6_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH6_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH6_3_AddrHashBank4 #define UMCCH6_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH6_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH6_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH6_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH6_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH6_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH6_3_AddrHashBank5 #define UMCCH6_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH6_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH6_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH6_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH6_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH6_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH6_3_EccErrCntSel #define UMCCH6_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH6_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH6_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH6_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH6_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH6_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH6_3_EccErrCnt #define UMCCH6_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH6_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH6_3_PerfMonCtlClk #define UMCCH6_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH6_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH6_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH6_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH6_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH6_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH6_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH6_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH6_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH6_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH6_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH6_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH6_3_PerfMonCtrClk_Lo #define UMCCH6_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtrClk_Hi #define UMCCH6_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH6_3_PerfMonCtl1 #define UMCCH6_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr1_Lo #define UMCCH6_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr1_Hi #define UMCCH6_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl2 #define UMCCH6_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr2_Lo #define UMCCH6_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr2_Hi #define UMCCH6_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl3 #define UMCCH6_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr3_Lo #define UMCCH6_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr3_Hi #define UMCCH6_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl4 #define UMCCH6_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr4_Lo #define UMCCH6_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr4_Hi #define UMCCH6_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl5 #define UMCCH6_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr5_Lo #define UMCCH6_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr5_Hi #define UMCCH6_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl6 #define UMCCH6_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr6_Lo #define UMCCH6_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr6_Hi #define UMCCH6_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl7 #define UMCCH6_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr7_Lo #define UMCCH6_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr7_Hi #define UMCCH6_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH6_3_PerfMonCtl8 #define UMCCH6_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH6_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH6_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH6_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH6_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH6_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH6_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH6_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH6_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH6_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH6_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH6_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH6_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH6_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH6_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH6_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH6_3_PerfMonCtr8_Lo #define UMCCH6_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH6_3_PerfMonCtr8_Hi #define UMCCH6_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH6_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH6_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH6_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH6_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH6_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH6_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH6_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L // addressBlock: umc_w_phy_umc3_umcch7_umcchdec //UMCCH7_3_BaseAddrCS0 #define UMCCH7_3_BaseAddrCS0__CSEnable__SHIFT 0x0 #define UMCCH7_3_BaseAddrCS0__BaseAddr__SHIFT 0x1 #define UMCCH7_3_BaseAddrCS0__CSEnable_MASK 0x00000001L #define UMCCH7_3_BaseAddrCS0__BaseAddr_MASK 0xFFFFFFFEL //UMCCH7_3_AddrMaskCS01 #define UMCCH7_3_AddrMaskCS01__AddrMask__SHIFT 0x1 #define UMCCH7_3_AddrMaskCS01__AddrMask_MASK 0xFFFFFFFEL //UMCCH7_3_AddrSelCS01 #define UMCCH7_3_AddrSelCS01__BankBit0__SHIFT 0x0 #define UMCCH7_3_AddrSelCS01__BankBit1__SHIFT 0x4 #define UMCCH7_3_AddrSelCS01__BankBit2__SHIFT 0x8 #define UMCCH7_3_AddrSelCS01__BankBit3__SHIFT 0xc #define UMCCH7_3_AddrSelCS01__BankBit4__SHIFT 0x10 #define UMCCH7_3_AddrSelCS01__RowLo__SHIFT 0x18 #define UMCCH7_3_AddrSelCS01__RowHi__SHIFT 0x1c #define UMCCH7_3_AddrSelCS01__BankBit0_MASK 0x0000000FL #define UMCCH7_3_AddrSelCS01__BankBit1_MASK 0x000000F0L #define UMCCH7_3_AddrSelCS01__BankBit2_MASK 0x00000F00L #define UMCCH7_3_AddrSelCS01__BankBit3_MASK 0x0000F000L #define UMCCH7_3_AddrSelCS01__BankBit4_MASK 0x001F0000L #define UMCCH7_3_AddrSelCS01__RowLo_MASK 0x0F000000L #define UMCCH7_3_AddrSelCS01__RowHi_MASK 0xF0000000L //UMCCH7_3_AddrHashBank0 #define UMCCH7_3_AddrHashBank0__XorEnable__SHIFT 0x0 #define UMCCH7_3_AddrHashBank0__ColXor__SHIFT 0x1 #define UMCCH7_3_AddrHashBank0__RowXor__SHIFT 0xe #define UMCCH7_3_AddrHashBank0__XorEnable_MASK 0x00000001L #define UMCCH7_3_AddrHashBank0__ColXor_MASK 0x00003FFEL #define UMCCH7_3_AddrHashBank0__RowXor_MASK 0xFFFFC000L //UMCCH7_3_AddrHashBank1 #define UMCCH7_3_AddrHashBank1__XorEnable__SHIFT 0x0 #define UMCCH7_3_AddrHashBank1__ColXor__SHIFT 0x1 #define UMCCH7_3_AddrHashBank1__RowXor__SHIFT 0xe #define UMCCH7_3_AddrHashBank1__XorEnable_MASK 0x00000001L #define UMCCH7_3_AddrHashBank1__ColXor_MASK 0x00003FFEL #define UMCCH7_3_AddrHashBank1__RowXor_MASK 0xFFFFC000L //UMCCH7_3_AddrHashBank2 #define UMCCH7_3_AddrHashBank2__XorEnable__SHIFT 0x0 #define UMCCH7_3_AddrHashBank2__ColXor__SHIFT 0x1 #define UMCCH7_3_AddrHashBank2__RowXor__SHIFT 0xe #define UMCCH7_3_AddrHashBank2__XorEnable_MASK 0x00000001L #define UMCCH7_3_AddrHashBank2__ColXor_MASK 0x00003FFEL #define UMCCH7_3_AddrHashBank2__RowXor_MASK 0xFFFFC000L //UMCCH7_3_AddrHashBank3 #define UMCCH7_3_AddrHashBank3__XorEnable__SHIFT 0x0 #define UMCCH7_3_AddrHashBank3__ColXor__SHIFT 0x1 #define UMCCH7_3_AddrHashBank3__RowXor__SHIFT 0xe #define UMCCH7_3_AddrHashBank3__XorEnable_MASK 0x00000001L #define UMCCH7_3_AddrHashBank3__ColXor_MASK 0x00003FFEL #define UMCCH7_3_AddrHashBank3__RowXor_MASK 0xFFFFC000L //UMCCH7_3_AddrHashBank4 #define UMCCH7_3_AddrHashBank4__XorEnable__SHIFT 0x0 #define UMCCH7_3_AddrHashBank4__ColXor__SHIFT 0x1 #define UMCCH7_3_AddrHashBank4__RowXor__SHIFT 0xe #define UMCCH7_3_AddrHashBank4__XorEnable_MASK 0x00000001L #define UMCCH7_3_AddrHashBank4__ColXor_MASK 0x00003FFEL #define UMCCH7_3_AddrHashBank4__RowXor_MASK 0xFFFFC000L //UMCCH7_3_AddrHashBank5 #define UMCCH7_3_AddrHashBank5__XorEnable__SHIFT 0x0 #define UMCCH7_3_AddrHashBank5__ColXor__SHIFT 0x1 #define UMCCH7_3_AddrHashBank5__RowXor__SHIFT 0xe #define UMCCH7_3_AddrHashBank5__XorEnable_MASK 0x00000001L #define UMCCH7_3_AddrHashBank5__ColXor_MASK 0x00003FFEL #define UMCCH7_3_AddrHashBank5__RowXor_MASK 0xFFFFC000L //UMCCH7_3_EccErrCntSel #define UMCCH7_3_EccErrCntSel__EccErrCntCsSel__SHIFT 0x0 #define UMCCH7_3_EccErrCntSel__EccErrInt__SHIFT 0xc #define UMCCH7_3_EccErrCntSel__EccErrCntEn__SHIFT 0xf #define UMCCH7_3_EccErrCntSel__EccErrCntCsSel_MASK 0x0000000FL #define UMCCH7_3_EccErrCntSel__EccErrInt_MASK 0x00003000L #define UMCCH7_3_EccErrCntSel__EccErrCntEn_MASK 0x00008000L //UMCCH7_3_EccErrCnt #define UMCCH7_3_EccErrCnt__EccErrCnt__SHIFT 0x0 #define UMCCH7_3_EccErrCnt__EccErrCnt_MASK 0x0000FFFFL //UMCCH7_3_PerfMonCtlClk #define UMCCH7_3_PerfMonCtlClk__GlblResetMsk__SHIFT 0x0 #define UMCCH7_3_PerfMonCtlClk__ClkGate__SHIFT 0x16 #define UMCCH7_3_PerfMonCtlClk__GlblReset__SHIFT 0x18 #define UMCCH7_3_PerfMonCtlClk__GlblMonEn__SHIFT 0x19 #define UMCCH7_3_PerfMonCtlClk__NumCounters__SHIFT 0x1a #define UMCCH7_3_PerfMonCtlClk__CtrClkEn__SHIFT 0x1f #define UMCCH7_3_PerfMonCtlClk__GlblResetMsk_MASK 0x000001FFL #define UMCCH7_3_PerfMonCtlClk__ClkGate_MASK 0x00400000L #define UMCCH7_3_PerfMonCtlClk__GlblReset_MASK 0x01000000L #define UMCCH7_3_PerfMonCtlClk__GlblMonEn_MASK 0x02000000L #define UMCCH7_3_PerfMonCtlClk__NumCounters_MASK 0x3C000000L #define UMCCH7_3_PerfMonCtlClk__CtrClkEn_MASK 0x80000000L //UMCCH7_3_PerfMonCtrClk_Lo #define UMCCH7_3_PerfMonCtrClk_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtrClk_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtrClk_Hi #define UMCCH7_3_PerfMonCtrClk_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtrClk_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtrClk_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtrClk_Hi__Overflow_MASK 0x00010000L //UMCCH7_3_PerfMonCtl1 #define UMCCH7_3_PerfMonCtl1__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl1__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl1__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl1__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl1__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl1__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl1__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl1__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl1__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl1__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl1__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl1__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl1__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl1__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl1__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl1__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr1_Lo #define UMCCH7_3_PerfMonCtr1_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr1_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr1_Hi #define UMCCH7_3_PerfMonCtr1_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr1_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr1_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr1_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr1_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr1_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl2 #define UMCCH7_3_PerfMonCtl2__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl2__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl2__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl2__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl2__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl2__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl2__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl2__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl2__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl2__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl2__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl2__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl2__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl2__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl2__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl2__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr2_Lo #define UMCCH7_3_PerfMonCtr2_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr2_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr2_Hi #define UMCCH7_3_PerfMonCtr2_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr2_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr2_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr2_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr2_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr2_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl3 #define UMCCH7_3_PerfMonCtl3__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl3__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl3__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl3__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl3__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl3__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl3__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl3__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl3__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl3__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl3__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl3__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl3__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl3__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl3__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl3__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr3_Lo #define UMCCH7_3_PerfMonCtr3_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr3_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr3_Hi #define UMCCH7_3_PerfMonCtr3_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr3_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr3_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr3_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr3_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr3_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl4 #define UMCCH7_3_PerfMonCtl4__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl4__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl4__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl4__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl4__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl4__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl4__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl4__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl4__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl4__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl4__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl4__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl4__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl4__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl4__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl4__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr4_Lo #define UMCCH7_3_PerfMonCtr4_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr4_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr4_Hi #define UMCCH7_3_PerfMonCtr4_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr4_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr4_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr4_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr4_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr4_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl5 #define UMCCH7_3_PerfMonCtl5__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl5__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl5__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl5__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl5__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl5__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl5__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl5__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl5__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl5__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl5__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl5__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl5__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl5__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl5__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl5__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr5_Lo #define UMCCH7_3_PerfMonCtr5_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr5_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr5_Hi #define UMCCH7_3_PerfMonCtr5_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr5_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr5_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr5_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr5_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr5_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl6 #define UMCCH7_3_PerfMonCtl6__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl6__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl6__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl6__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl6__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl6__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl6__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl6__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl6__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl6__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl6__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl6__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl6__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl6__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl6__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl6__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr6_Lo #define UMCCH7_3_PerfMonCtr6_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr6_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr6_Hi #define UMCCH7_3_PerfMonCtr6_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr6_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr6_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr6_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr6_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr6_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl7 #define UMCCH7_3_PerfMonCtl7__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl7__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl7__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl7__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl7__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl7__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl7__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl7__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl7__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl7__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl7__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl7__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl7__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl7__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl7__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl7__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr7_Lo #define UMCCH7_3_PerfMonCtr7_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr7_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr7_Hi #define UMCCH7_3_PerfMonCtr7_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr7_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr7_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr7_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr7_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr7_Hi__ThreshCnt_MASK 0xFFF00000L //UMCCH7_3_PerfMonCtl8 #define UMCCH7_3_PerfMonCtl8__EventSelect__SHIFT 0x0 #define UMCCH7_3_PerfMonCtl8__RdWrMask__SHIFT 0x8 #define UMCCH7_3_PerfMonCtl8__PriorityMask__SHIFT 0xa #define UMCCH7_3_PerfMonCtl8__ReqSizeMask__SHIFT 0xe #define UMCCH7_3_PerfMonCtl8__BankSel__SHIFT 0x10 #define UMCCH7_3_PerfMonCtl8__VCSel__SHIFT 0x18 #define UMCCH7_3_PerfMonCtl8__SubChanMask__SHIFT 0x1d #define UMCCH7_3_PerfMonCtl8__Enable__SHIFT 0x1f #define UMCCH7_3_PerfMonCtl8__EventSelect_MASK 0x000000FFL #define UMCCH7_3_PerfMonCtl8__RdWrMask_MASK 0x00000300L #define UMCCH7_3_PerfMonCtl8__PriorityMask_MASK 0x00003C00L #define UMCCH7_3_PerfMonCtl8__ReqSizeMask_MASK 0x0000C000L #define UMCCH7_3_PerfMonCtl8__BankSel_MASK 0x00FF0000L #define UMCCH7_3_PerfMonCtl8__VCSel_MASK 0x1F000000L #define UMCCH7_3_PerfMonCtl8__SubChanMask_MASK 0x60000000L #define UMCCH7_3_PerfMonCtl8__Enable_MASK 0x80000000L //UMCCH7_3_PerfMonCtr8_Lo #define UMCCH7_3_PerfMonCtr8_Lo__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr8_Lo__Data_MASK 0xFFFFFFFFL //UMCCH7_3_PerfMonCtr8_Hi #define UMCCH7_3_PerfMonCtr8_Hi__Data__SHIFT 0x0 #define UMCCH7_3_PerfMonCtr8_Hi__Overflow__SHIFT 0x10 #define UMCCH7_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT 0x12 #define UMCCH7_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT 0x14 #define UMCCH7_3_PerfMonCtr8_Hi__Data_MASK 0x0000FFFFL #define UMCCH7_3_PerfMonCtr8_Hi__Overflow_MASK 0x00010000L #define UMCCH7_3_PerfMonCtr8_Hi__ThreshCntEn_MASK 0x000C0000L #define UMCCH7_3_PerfMonCtr8_Hi__ThreshCnt_MASK 0xFFF00000L #endif
You are looking at a code browser for Linux.
By using this web interface, you can navigate the source code of Linux by following simple links, search it by using the box in the navigation bar, or use vi inspired key bindings to move within files.
It should all be pretty intuitive, but to get started, here are a few things you may want to try:
This site was generated via sbexr, which uses LLVM and clang to parse and index the code.
sbexr is free software (as in "free speech"), under heavy development. sbexr.rabexc.org and the Linux kernel source code are used as a playground to test new features, observe bugs, and gather feedback. Check there often if you want to see new features in action.
As of today, the best way to know more about the project or participate in the development is to join the mailing list, and follow the project on github.